Inspection and metrology challenges for 3 nm node devices and beyond

被引：3

作者：

Shohjoh, T. ^{[1
]}

Ikota, M. ^{[1
]}

Isawa, M. ^{[1
]}

Lorusso, G. F. ^{[2
]}

Horiguchi, N. ^{[2
]}

Briggs, B. ^{[2
]}

Mertens, H. ^{[2
]}

Bogdanowicz, J. ^{[2
]}

De Bisschop, P. ^{[2
]}

Charley, A-L ^{[2
]}

机构：

[1] Hitachi High Tech Corp, Hitachinaka, Ibaraki 3128504, Japan

[2] IMEC, Kapeldreef 75, B-3001 Leuven, Belgium

来源：

2021 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM) | 2021年

关键词：

D O I：

10.1109/IEDM19574.2021.9720711

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We report on non-destructive inspection and metrology potential of high-voltage (HV) critical dimension scanning electron microscopy (CD-SEM) for 3 nm node devices and beyond. We have demonstrated that the lateral recess depth of the buried SiGe layer can be measured by HV CD-SEM. We have simulated the SEM signal of the buried void in dielectric wall and buried SiGe residue of forksheet and have actually detected it by HV CD-SEM and verified it by EDX. We have also observed the buried voids on the boundary between 10 nm wide Ru line and TiN liner.

引用

页数：4

共 50 条

[31] CPI Challenges to BEOL at 28nm Node and Beyond
Ryan, Vivian
Breuer, Dirk
Geisler, Holm
Kioussis, Dimitri
Lehr, Matthias U.
Paul, Jens
Machani, Kashi
Shah, Chirag
Kosgalwies, Sven
Lehmann, Lothar
Lee, Jaesik
Kuechenmeister, Frank
Ryan, E. Todd
Karimanal, Kamal
2012 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2012,
[32] Scaling Challenges of MOSFET for 32nm Node and Beyond
Nara, Yasuo
PROCEEDINGS OF TECHNICAL PROGRAM: 2009 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS, 2009, : 72 - 73
[33] The Fusion of Metrology and Inspection: Challenges and Solutions
Higuchi, Masaru
PHOTOMASK AND NEXT-GENERATION LITHOGRAPHY MASK TECHNOLOGY XVII, 2010, 7748
[34] Mask inspection technology for 65nm (hp) technology node and beyond
Tojo, T
Hirano, R
Inoue, H
Imai, S
Yoshioka, N
Ohira, K
Chung, DH
Terasawa, T
Characterization and Metrology for ULSI Technology 2005, 2005, 788 : 457 - 467
[35] Multi-gate devices for the 32 nm technology node and beyond
Collaert, N.
De Keersgieter, A.
Dixit, A.
Ferain, I.
Lai, L. -S.
Lenoble, D.
Mercha, A.
Nackaerts, A.
Pawlak, B. J.
Rooyackers, R.
Schulz, T.
San, K. T.
Son, N. J.
Van Dal, M. J. H.
Verheyen, P.
von Arnim, K.
Witters, L.
Meyer, K. De
Biesemans, S.
Jurczak, M.
SOLID-STATE ELECTRONICS, 2008, 52 (09) : 1291 - 1296
[36] EUVL mask inspection using 193-nm wavelength for 30-nm node and beyond
Na, Jihoon
Cho, Wonil
Kim, Tae-Geun
Kang, In-Yong
Cha, Byungcheol
Shin, Inkyun
Cho, Han-Ku
PHOTOMASK TECHNOLOGY 2011, 2011, 8166
[37] 3D metrology solution for the 65nm node
Kneedler, R
Borodyansky, S
Klyachko, D
Vasilyev, L
Buxbaum, A
Morrison, T
24TH ANNUAL BACUS SYMPOSIUM ON PHOTOMASK TECHNOLOGY, PT 1 AND 2, 2004, 5567 : 905 - 910
[38] Challenges for inline elemental characterization at 65nm node and beyond
Godwin, M
ISSM 2005: IEEE International Symposium on Semiconductor Manufacturing, Conference Proceedings, 2005, : 487 - 490
[39] Challenges and solutions for trench lithography beyond 65nm node
Lu, Zhijian
Ho, Chi-Chien
Mason, Mark
Anderson, Andrew
Mckee, Randy
Jackson, Ricky
Zhu, Cynthia
Terry, Mark
DESIGN AND PROCESS INTEGRATION FOR MICROELECTRONIC MANUFACTURING IV, 2006, 6156
[40] Embedded FeRAM Challenges in the 65-nm Technology Node and Beyond
Kato, Yoshihisa
Tanaka, Hiroyuki
Isogai, Kazunori
Kaibara, Kazuhiro
Kaneko, Yukihiro
Shimada, Yasuhiro
Brubaker, Matt
Celinska, Jolanta
McMillan, Larry D.
de Araujo, Carlos. A. Paz
2006 15TH IEEE INTERNATIONAL SYMPOSIUM ON APPLICATIONS OF FERROELECTRICS, 2007, : 78 - +

← 1 2 3 4 5 →