High Speed and Secure Variable Probability Pseudo/True Random Number Generator using FPGA

被引:0
|
作者
Marghescu, Andrei [1 ]
Svasta, Paul [1 ]
Simion, Emil [2 ]
机构
[1] Univ Politehn Bucuresti, CETTI, Bucharest, Romania
[2] Univ Politehn Bucuresti, Bucharest, Romania
关键词
probabilities; PKNG; Pseudo Random Number Generator; security; FPGA;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Random numbers generators are widely used in different fields like cryptography, gaming development, artificial intelligence, etc. Being the engine of some security (cryptographic) protocols, the development of good and secure Random Number Generators aroused the attention of the research communities worldwide. Random Number Generators split into two categories: True Random Number Generators (based on physical non-deterministic processes, like the jitter of an oscillator) and Pseudo Random Number Generators (based on mathematical properties, where the output at the time t is based somehow on the output on time t-1). It is well known that the output distribution of a Random Number Generator (either True or Pseudo) output tends toward 50%. There are some particular cases where this probability must be different (some of these situations will be described here) and this paper will present a way of obtaining this. The novelty of this paper is based on a new approach on the classic Gollmann Cascade PRNG and starting from this, the development of a FPGA implementation to increase its security.
引用
收藏
页码:323 / 328
页数:6
相关论文
共 50 条
  • [21] FPGA implementation of SRAM PUFs based cryptographically secure pseudo-random number generator
    Chen, Shuai
    Li, Bing
    Zhou, Cenjun
    MICROPROCESSORS AND MICROSYSTEMS, 2018, 59 : 57 - 68
  • [22] A High-Entropy True Random Number Generator with Keccak Conditioning for FPGA
    Piscopo, Valeria
    Dolmeta, Alessandra
    Mirigaldi, Mattia
    Martina, Maurizio
    Masera, Guido
    SENSORS, 2025, 25 (06)
  • [23] High Performance True Random Number Generator Based on FPGA Block RAMs
    Gyoerfi, Tamas
    Cret, Octavian
    Suciu, Alin
    2009 IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL & DISTRIBUTED PROCESSING, VOLS 1-5, 2009, : 2874 - +
  • [24] High-Speed and Highly Secure Pseudo-Random Number Generator based on Chaos Neural Network
    Yoshida, Hitoaki
    Murakami, Takeshi
    Liu, Zhongda
    NEW TRENDS ON SYSTEM SCIENCES AND ENGINEERING, 2015, 276 : 224 - 237
  • [25] A high-performance pseudo-random number generator based on FPGA
    Ding Jun
    Li Na
    Guo Yixiong
    Yang Jun
    PROCEEDINGS OF THE 2009 INTERNATIONAL CONFERENCE ON WIRELESS NETWORKS AND INFORMATION SYSTEMS, 2009, : 290 - 293
  • [26] A Metastability-Based True Random Number Generator on FPGA
    Li, Chaoyang
    Wang, Qin
    Jiang, Jianfei
    Guan, Nin
    2017 IEEE 12TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2017, : 738 - 741
  • [27] Research of True Random Number Generator Based on PLL at FPGA
    Li Dejun
    Pei Zhen
    2012 INTERNATIONAL WORKSHOP ON INFORMATION AND ELECTRONICS ENGINEERING, 2012, 29 : 2432 - 2437
  • [28] Chaotic True Random Number Generator for Secure Communication Applications
    Al-Shidaifat, Alaaddin
    Jayawickrama, Chamindra
    Jung, Yechan
    Songwook-Lee
    Song, Hanjung
    Kahrama, Nihan
    2020 17TH INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC 2020), 2020, : 244 - 245
  • [29] A Novel High-speed FPGA-based True Random Number Generator Based on Chaotic Ring Oscillator
    Liu, Xinning
    Jia, Song
    Zhang, Hanzun
    2019 IEEE 13TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2019,
  • [30] Reconfigurable chaotic pseudo random number generator based on FPGA
    Rezk, Ahmed A.
    Madian, Ahmed H.
    Radwan, Ahmed G.
    Soliman, Ahmed M.
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2019, 98 : 174 - 180