共 50 条
- [21] A Symmetry Reduction Technique for Model Checking Temporal-Epistemic Logic 21ST INTERNATIONAL JOINT CONFERENCE ON ARTIFICIAL INTELLIGENCE (IJCAI-09), PROCEEDINGS, 2009, : 721 - 726
- [22] Towards Partial Order Reduction for Model Checking Temporal Epistemic Logic MODEL CHECKING AND ARTIFICIAL INTELLIGENCE, 2009, 5348 : 106 - +
- [24] Symbolic computation tree logic model checking of time Petri nets Electronics and Communications in Japan, Part III: Fundamental Electronic Science (English translation of Denshi Tsushin Gakkai Ronbunshi), 1997, 80 (04): : 11 - 20
- [25] Symbolic model checking of Verilog programs with the propositional projection temporal logic Xi'an Dianzi Keji Daxue Xuebao/Journal of Xidian University, 2014, 41 (02): : 79 - 84
- [27] Application of symbolic and bounded model checking to the verification of logic control systems ETFA 2005: 10TH IEEE INTERNATIONAL CONFERENCE ON EMERGING TECHNOLOGIES AND FACTORY AUTOMATION, VOL 1, PTS 1 AND 2, PROCEEDINGS, 2005, : 247 - 250
- [28] Symbolic computation tree logic model checking of time Petri nets ELECTRONICS AND COMMUNICATIONS IN JAPAN PART III-FUNDAMENTAL ELECTRONIC SCIENCE, 1997, 80 (04): : 11 - 20
- [30] Model Transformers for Dynamical Systems of Dynamic Epistemic Logic LOGIC, RATIONALITY, AND INTERACTION (LORI 2015), 2015, 9394 : 316 - 327