An SDR inspired design for the FPGA implementation of 802.11a baseband system

被引:0
|
作者
Coulton, P [1 ]
Carline, D [1 ]
机构
[1] Univ Lancaster, Dept Commun Syst, Lancaster LA1 4YR, England
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Software Defined Radio (SDR) technologies and concepts have become one of the most important topics of research particularly in communications as it aims to deliver greater platform flexibility when compared with conventional radio technology. Field Programmable Gate Arrays (FPGA)s have been suggested as an enabling technology for the hardware platform of an offered was SDR system although the programmability of relatively course grained in that designs could only be altered through a complex set of software tools with the whole device having to be reprogrammed to change its operation. The SelectMAP interlace of the Xilinx Virtex FPGA introduced a means where the configuration data applied represents only a fraction of a full configuration file. However, the flexibility is restricted and, in order to maximise flexibilty the hardware platform functional objects must relate themselves to both the architecture of the device and the requirements of other objects implemented within the device. In this paper we define SDR functional objects suitable for implementation on an FPGA and provide an example of applying these techniques to the part of the 802.11a baseband definition that offers variable coding and modulation.
引用
收藏
页码:470 / 475
页数:6
相关论文
共 50 条
  • [21] Design, implementation and testing of an IEEE 802.11 b/g baseband chip
    Jiao, Yuzhong
    Wang, Xin'an
    Xiao, Gaofa
    Chen, Hongying
    ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 934 - 937
  • [22] Design and implementation of an All-CMOS 802.11a wireless LAN chipset
    Meng, TH
    McFarland, B
    Su, D
    Thomson, J
    IEEE COMMUNICATIONS MAGAZINE, 2003, 41 (08) : 160 - 168
  • [23] A novel multi-core DSP implementation of 802.11a baseband receiver combining coarse and fine grained parallelism
    Shi, S. (shaobo1985@gmail.com), 1600, Binary Information Press, P.O. Box 162, Bethel, CT 06801-0162, United States (09):
  • [24] The FPGA Implementation of IEEE802.11P Baseband Transmit Module Based on OFDM Technology
    Zhang, Junjia
    Zhang, Changlong
    Li, Lizheng
    2015 INTERNATIONAL CONFERENCE ON INFORMATION SCIENCE AND INTELLIGENT CONTROL (ISIC 2015), 2015, : 456 - 461
  • [25] Design on FPGA of the IEEE 802.11p Standard Baseband OFDM Section Model
    Setiyanto, Budi
    Suwastono, Addin
    Aji, Rani Mahita
    Adianti, Afatika Putri
    2014 6TH INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY AND ELECTRICAL ENGINEERING (ICITEE), 2014, : 168 - 173
  • [26] Optimized software implementation of a full-rate IEEE 802.11a compliant digital baseband transmitter on a digital signal processor
    Tang, YY
    Qian, L
    Wang, YK
    GLOBECOM '05: IEEE GLOBAL TELECOMMUNICATIONS CONFERENCE, VOLS 1-6: DISCOVERY PAST AND FUTURE, 2005, : 2194 - 2198
  • [27] Implementation of IEEE 802.11 a WLAN baseband processor
    Lee, Je-Hoon
    Lim, Young-Il
    Cho, Kyoung-Rok
    ICCE: 2007 DIGEST OF TECHNICAL PAPERS INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS, 2007, : 525 - 526
  • [28] Syllabic Companding Baseband Switched Capacitor Filter for WLAN 802.11a/g Receivers
    Maheshwari, Vaibhav
    Serdijn, Wouter A.
    2009 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1 AND 2, 2009, : 25 - 28
  • [29] FPGA Implementation of OFDM Baseband Processor
    Sung, Kuohua
    Hsu, Terng-Yin
    2017 IEEE CONFERENCE ON DEPENDABLE AND SECURE COMPUTING, 2017, : 466 - 467
  • [30] Design and implementation of IEEE 802.11 Frame Generator based on FPGA
    FANG YIWEI FANG HUAJING
    微计算机信息, 2007, (20) : 163 - 164