A High-Performance and Energy-Efficient CT Reconstruction Algorithm For Multi-Terabyte Datasets

被引:0
|
作者
Jimenez, Edward S. [1 ]
Orr, Laurel J. [1 ]
Thompson, Kyle R. [1 ]
Park, Ryeojin [2 ]
机构
[1] Sandia Natl Labs, POB 5800, Albuquerque, NM 87185 USA
[2] Univ Arizona, Coll Opt Sci, Tucson, AZ 85721 USA
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
There has been much work done in implementing various GPU-based Computed Tomography reconstruction algorithms for medical applications showing tremendous improvement in computational performance. While many of these reconstruction algorithms could also be applied to industrial-scale datasets, the performance gains may be modest to non-existent due to a combination of algorithmic, hardware, or scalability limitations. Previous work presented showed an irregular dynamic approach to GPU-Reconstruction kernel execution for industrial-scale reconstructions that dramatically improved voxel processing throughput. However, the improved kernel execution magnified other system bottlenecks such as host memory bandwidth and storage read/write bandwidth, thus hindering performance gains. This paper presents a multi-GPU-based reconstruction algorithm capable of efficiently reconstructing large volumes (between 64 gigavoxels and 1 teravoxel volumes) not only faster than traditional CPU-and GPU-based reconstruction algorithms but also while consuming significantly less energy. The reconstruction algorithm exploits the irregular kernel approach from previous work as well as a modularized MIMD-like environment, heterogeneous parallelism, as well as macro-and micro-scale dynamic task allocation. The result is a portable and flexible reconstruction algorithm capable of executing on a wide range of architectures including mobile computers, workstations, supercomputers, and modestly-sized hetero or homogeneous clusters with any number of graphics processors.
引用
收藏
页数:7
相关论文
共 50 条
  • [21] High-performance and energy-efficient heterogeneous subword parallel instructions
    Kim, J
    Wills, DS
    SIPS 2003: IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: DESIGN AND IMPLEMENTATION, 2003, : 75 - 80
  • [22] Energy-Efficient Design Methodologies: High-Performance VLSI Adders
    Zeydel, Bart R.
    Baran, Dursun
    Oklobdzija, Vojin G.
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2010, 45 (06) : 1220 - 1233
  • [23] A novel high-performance and energy-efficient RRAM device with multi-functional conducting nanofilaments
    Wu, Min-Ci
    Chen, Jui-Yuan
    Ting, Yi-Hsin
    Huang, Chih-Yang
    Wu, Wen-Wei
    NANO ENERGY, 2021, 82
  • [24] MuDBN: An Energy-Efficient and High-Performance Multi-FPGA Accelerator for Deep Belief Networks
    Cheng, Yuming
    Wang, Chao
    Zhao, Yangyang
    Chen, Xianglan
    Zhou, Xuehai
    Li, Xi
    PROCEEDINGS OF THE 2018 GREAT LAKES SYMPOSIUM ON VLSI (GLSVLSI'18), 2018, : 435 - 438
  • [25] Galaxy: A High-Performance Energy-Efficient Multi-Chip Architecture Using Photonic Interconnects
    Demir, Yigit
    Pan, Yan
    Song, Seukwoo
    Hardavellas, Nikos
    Kim, John
    Memik, Gokhan
    PROCEEDINGS OF THE 28TH ACM INTERNATIONAL CONFERENCE ON SUPERCOMPUTING, (ICS'14), 2014, : 303 - 312
  • [26] High-performance and Energy-efficient Fault Tolerance Scheduling Algorithm Based on Improved TMR for Heterogeneous System
    Yu, Shigan
    Tang, Zhimin
    Ye, Xiaochun
    Zhang, Zhimin
    Fan, Dongrui
    Jiang, Zhiying
    2018 IEEE INT CONF ON PARALLEL & DISTRIBUTED PROCESSING WITH APPLICATIONS, UBIQUITOUS COMPUTING & COMMUNICATIONS, BIG DATA & CLOUD COMPUTING, SOCIAL COMPUTING & NETWORKING, SUSTAINABLE COMPUTING & COMMUNICATIONS, 2018, : 207 - 214
  • [27] Energy-Efficient and High-Performance Software Architecture for Storage Class Memory
    Baek, Seungjae
    Choi, Jongmoo
    Lee, Donghee
    Noh, Sam H.
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2013, 12 (03)
  • [28] Zen: An Energy-Efficient High-Performance x86 Core
    Singh, Teja
    Schaefer, Alex
    Rangarajan, Sundar
    John, Deepesh
    Henrion, Carson
    Schreiber, Russell
    Rodriguez, Miguel
    Kosonocky, Stephen
    Naffziger, Samuel
    Novak, Amy
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2018, 53 (01) : 102 - 114
  • [29] Cooperative Partitioning: Energy-Efficient Cache Partitioning for High-Performance CMPs
    Sundararajan, Karthik T.
    Porpodas, Vasileios
    Jones, Timothy M.
    Topham, Nigel P.
    Franke, Bjoern
    2012 IEEE 18TH INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE (HPCA), 2012, : 311 - 322
  • [30] Hybrid Nonvolatile Disk Cache for Energy-Efficient and High-Performance Systems
    Shi, Liang
    Li, Jianhua
    Xue, Chun Jason
    Zhou, Xuehai
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2013, 18 (01)