Pitstop: Enabling a Virtual Network Free Network-on-Chip

被引:15
|
作者
Farrokhbakht, Hossein [1 ]
Kao, Henry [1 ]
Hasan, Kamran [1 ]
Gratz, Paul, V [2 ]
Krishna, Tushar [3 ]
San Miguel, Joshua [4 ]
Jerger, Natalie Enright [1 ]
机构
[1] Univ Toronto, Toronto, ON, Canada
[2] Texas A&M, College Stn, TX USA
[3] Georgia Inst Technol, Atlanta, GA 30332 USA
[4] Univ Wisconsin, Madison, WI USA
来源
2021 27TH IEEE INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE (HPCA 2021) | 2021年
基金
加拿大自然科学与工程研究理事会;
关键词
DEADLOCK; NOC; EFFICIENT; COMPUTER;
D O I
10.1109/HPCA51647.2021.00063
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Maintaining correctness is of paramount importance in the design of a computer system. Within a multiprocessor interconnection network, correctness is guaranteed by having deadlock-free communication at both the protocol and network levels. Modern network-on-chip (NoC) designs use multiple virtual networks to maintain protocol-level deadlock freedom, at the expense of high power and area overheads. Other techniques involve complex detection and recovery mechanisms, or use misrouting which incurs additional packet latency. Considering that the probability of deadlocks occurring is low, the additional resources needed to avoid/resolve deadlocks should also be low. To this end, we propose Pitstop, a low-cost technique that guarantees correctness by resolving both protocol and network-level deadlocks without the use of virtual networks, complex hardware, or misrouting. Pitstop transfers blocked packets to the network interface (NI) creating a bubble (empty buffer slot) which breaks deadlock. The blocked packet can make forward progress through NI to NI traversals using low complexity bypassing mechanisms. This scheme performs better due to higher utilization of virtual channels and works on arbitrary irregular topologies without any virtual networks. Compared to state-of-the-art solutions, Pitstop can improve performance up to 11% and reduce power and area up to 41% and 40%.
引用
收藏
页码:682 / 695
页数:14
相关论文
共 50 条
  • [21] A Unique Low Power Network-on-Chip Virtual Channel Router
    Srrayvinya, O. L. M.
    Vinodhini, M.
    Murty, N. S.
    2017 IEEE INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND COMPUTING RESEARCH (ICCIC), 2017, : 30 - 34
  • [22] Optimistic Peripheral Devices Performance by Virtual Regionalized Network-on-Chip
    Chen Jian
    Jiang Guanjun
    Liu Jingwei
    Wang Chao
    Chen Tianzhou
    2009 INTERNATIONAL CONFERENCE ON SCALABLE COMPUTING AND COMMUNICATIONS & EIGHTH INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTING, 2009, : 650 - 655
  • [23] Network-on-chip based on dualnet dynamic virtual channel strategy
    Ling, Xiang
    Shen, Hui
    Wang, Fan
    Hu, Jian-Hao
    Dianzi Keji Daxue Xuebao/Journal of the University of Electronic Science and Technology of China, 2013, 42 (02): : 193 - 199
  • [24] A Traffic Intensive Virtual Channels Allocation Scheme in Network-on-Chip
    Joshi, Bansidhar
    Thakur, Manish K.
    ARABIAN JOURNAL FOR SCIENCE AND ENGINEERING, 2023, 48 (08) : 9619 - 9633
  • [25] Design of a virtual component neutral network-on-chip transaction layer
    Martin, P
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2005, : 336 - 337
  • [26] Virtualizing Virtual Channels for Increased Network-on-Chip Robustness and Upgradeability
    Evripidou, Marios
    Nicopoulos, Chrysostomos
    Soteriou, Vassos
    Kim, Jongman
    2012 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2012, : 21 - 26
  • [27] A Traffic Intensive Virtual Channels Allocation Scheme in Network-on-Chip
    Bansidhar Joshi
    Manish K. Thakur
    Arabian Journal for Science and Engineering, 2023, 48 : 9619 - 9633
  • [28] Virtual channel designs for guaranteeing bandwidth in asynchronous network-on-chip
    Bjerregaard, T
    Sparso, J
    22ND NORCHIP CONFERENCE, PROCEEDINGS, 2004, : 269 - 272
  • [29] ViChaR: A dynamic virtual channel regulator for network-on-chip routers
    Nicopoulos, Chrysostomos A.
    Park, Dongkook
    Kim, Jongman
    Vijaykrishnan, N.
    Yousif, Mazin S.
    Das, Chita R.
    MICRO-39: PROCEEDINGS OF THE 39TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, 2006, : 333 - +
  • [30] Asynchronous network node design for network-on-chip
    Wang, X
    Sigüenza-Tortosa, D
    Ahonen, T
    Nurmi, J
    ISSCS 2005: International Symposium on Signals, Circuits and Systems, Vols 1 and 2, Proceedings, 2005, : 55 - 58