Insights into correlation between board-level drop reliability and package-level ball impact test characteristics

被引:12
|
作者
Yeh, Chang-Lin [1 ]
Lai, Yi-Shao [1 ]
机构
[1] Adv Semicond Engn Inc, Stress Reliabil Lab, Kaohsiung, Taiwan
关键词
ball impact test (BIT); board-level drop test; correlation; finite-element methods; reliability;
D O I
10.1109/TEPM.2006.890640
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
The ball impact test (BIT) is developed based on the demand of a package-level measure for the board-level drop reliability of solder joints in the sense that it leads to fracturing of solder joints around the intermetallics, similar to that from a board-level drop test. In this paper, both board-level drop test and package-level ball impact test are examined numerically for solder joints of different Sn-Ag-Cu compositions. We propose a stress-based drop reliability index that involves the strength of intermetallics and the maximum interfacial normal stress the solder joints have experienced during the drop impact process. Correlations between the drop reliability index and BIT characteristics are found to be dependent on solder compositions. However, the correlations appear to be universal, i.e., independent of solder compositions, when certain constant multipliers are introduced.
引用
收藏
页码:84 / 91
页数:8
相关论文
共 50 条
  • [21] Underfilled BGAs for a variety of plastic BGA package types and the impact on board-level reliability
    Burnette, T
    Johnson, Z
    Koschmieder, T
    Oyler, W
    51ST ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2001, : 1045 - 1051
  • [22] Board Level Drop Impact Simulation and Test for Development of Wafer Level Chip Scale Package
    Liu, Yong
    Qian, Qiuxiao
    Kim, Jihwan
    Martin, Stephen
    2010 PROCEEDINGS 60TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2010, : 1186 - 1194
  • [23] A critical analysis of a reliability study of ball grid array electronic components submitted to thermal aging and board-level drop test
    de Monlevade, Eduardo Franco
    Palheta Cardoso, Idelcio Alexandre
    Martha de Souza, Gilberto Francisco
    ENGINEERING FAILURE ANALYSIS, 2021, 128
  • [24] Board Level Drop Impact Reliability Analysis for Compliant Wafer Level Package through Modeling Approaches
    Yuan, Chaoping
    Pan, K. L.
    Qiu, Weiyang
    Liu, Jing
    2009 INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP 2009), 2009, : 322 - 326
  • [25] Effects of different drop test conditions on board-level reliability of chip-scale packages
    Lai, Yi-Shao
    Yang, Po-Chuan
    Yeh, Chang-Lin
    MICROELECTRONICS RELIABILITY, 2008, 48 (02) : 274 - 281
  • [26] Enhancing Board-Level Drop Impact Reliability Through Epoxy-Based Underfill Modification
    Noh, Taejoon
    Jeong, Haksan
    Jung, Seung-Boo
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2024, 14 (07): : 1200 - 1206
  • [27] New insights into board level drop impact
    Wong, EH
    Mai, YW
    MICROELECTRONICS RELIABILITY, 2006, 46 (5-6) : 930 - 938
  • [28] Investigations of board-level drop reliability of wafer-level chip-scale packages
    Lai, Yi-Shao
    Yeh, Chang-Lin
    Wang, Ching-Chun
    JOURNAL OF ELECTRONIC PACKAGING, 2007, 129 (01) : 105 - 108
  • [29] Modeling Techniques for Board Level Drop Test for a Wafer-Level Package
    Dhiman, Harpreet S.
    Fan, Xuejun
    Zhou, Tiao
    2008 INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING, VOLS 1 AND 2, 2008, : 994 - +
  • [30] Study on the board-level drop test of the stacked memory device by FEA
    Pang, Junwen
    Wang, Jun
    Zhao, Liyou
    2014 15TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2014, : 724 - 727