共 50 条
- [21] Underfilled BGAs for a variety of plastic BGA package types and the impact on board-level reliability 51ST ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2001, : 1045 - 1051
- [22] Board Level Drop Impact Simulation and Test for Development of Wafer Level Chip Scale Package 2010 PROCEEDINGS 60TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2010, : 1186 - 1194
- [24] Board Level Drop Impact Reliability Analysis for Compliant Wafer Level Package through Modeling Approaches 2009 INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP 2009), 2009, : 322 - 326
- [26] Enhancing Board-Level Drop Impact Reliability Through Epoxy-Based Underfill Modification IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2024, 14 (07): : 1200 - 1206
- [29] Modeling Techniques for Board Level Drop Test for a Wafer-Level Package 2008 INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING, VOLS 1 AND 2, 2008, : 994 - +
- [30] Study on the board-level drop test of the stacked memory device by FEA 2014 15TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2014, : 724 - 727