共 50 条
- [1] Hardware-software covalidation: Fault models and test generation SIXTH IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2001, : 151 - 156
- [2] Test generation for hardware-software covalidation using non-linear programming SEVENTH IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2002, : 175 - 180
- [3] Hardware/software covalidation IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2005, 152 (03): : 380 - 392
- [4] CPU core generation for hardware-software codesign APCCAS '96 - IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS '96, 1996, : 306 - 309
- [5] Test pattern generation for timing-induced functional errors hardware-software systems SIXTH IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2001, : 83 - 88
- [10] Inferred Models for Dynamic and Sparse Hardware-Software Spaces 2012 IEEE/ACM 45TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO-45), 2012, : 413 - 424