Visuomotor architecture for high-speed robot control

被引:0
|
作者
Hashimoto, K [1 ]
Namiki, A [1 ]
Ishikawa, M [1 ]
机构
[1] Univ Tokyo, Grad Sch Informat Sci & Technol, Dept Informat Phys & Comp, Tokyo 1138656, Japan
关键词
vision; control; robot; human brain architecture; high-speed vision; grasping;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
A hierarchical control architecture is proposed on the basis of an interaction model between efferent and afferent information in brain motor control. The model has five levels: motoneurons, premotor interneurons, pattern generator, parameter selection and action planning. The effectors including biophysical properties receive the commands from motoneurons. In the proposed architecture, the premotor interneurons and motoneurons are implemented as a servo module; the pattern generator corresponds to the motion planner; and the parameter selection is realized by adaptation module. The afferent information is the feedback signal and the efferent information corresponds to motion command and parameter adaptation. Grasping and handling of a dynamically moving object are implemented on a DSP network with a high-speed vision, a dextrous hand and a 7 DOF manipulator. The results show responsive and flexible actions that exhibit the effectiveness of the proposed hierarchical modular structure.
引用
收藏
页码:323 / 337
页数:15
相关论文
共 50 条
  • [41] The control of high-speed machines
    Watson, J
    COMPUTING & CONTROL ENGINEERING JOURNAL, 1999, 10 (06): : 245 - 255
  • [42] Vibration control of a high-speed parallel robot using discrete variable structure control methodology
    Hu, Junfeng
    International Journal of Advancements in Computing Technology, 2012, 4 (15) : 362 - 370
  • [43] A VERY HIGH-SPEED ARCHITECTURE FOR SIMULATED ANNEALING
    ABRAMSON, D
    COMPUTER, 1992, 25 (05) : 27 - 36
  • [44] HIPOD - AN ARCHITECTURE FOR HIGH-SPEED PROTOCOL IMPLEMENTATIONS
    KRISHNAKUMAR, AS
    KNEUER, JG
    SHAW, AJ
    HIGH PERFORMANCE NETWORKING, IV, 1993, 14 : 383 - 395
  • [45] THE ARCHITECTURE AND IMPLEMENTATION OF A HIGH-SPEED HOST INTERFACE
    DAVIE, BS
    IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 1993, 11 (02) : 228 - 239
  • [46] Architecture of intrusion detection for high-speed networks
    Chen, Xun-Xun
    Fang, Bin-Xing
    Li, Lei
    Jisuanji Yanjiu yu Fazhan/Computer Research and Development, 2004, 41 (09): : 1481 - 1487
  • [47] A high-speed Fair Scalable Scheduling Architecture
    Hu, Qingsheng
    Liu, Chen
    Zhao, Hua-An
    2007 INTERNATIONAL SYMPOSIUM ON INTELLIGENT SIGNAL PROCESSING AND COMMUNICATION SYSTEMS, VOLS 1 AND 2, 2007, : 68 - +
  • [48] Microserver architecture with high-speed interconnected network
    Kwon, Wonok
    Kim, Hagyong
    2018 INTERNATIONAL CONFERENCE ON ELECTRONICS, INFORMATION, AND COMMUNICATION (ICEIC), 2018, : 37 - 39
  • [49] A HOST INTERFACE ARCHITECTURE FOR HIGH-SPEED NETWORKS
    STEENKISTE, PA
    ZILL, BD
    KUNG, HT
    SCHLICK, SJ
    HUGHES, J
    KOWALSKI, B
    MULLANEY, J
    HIGH PERFORMANCE NETWORKING, IV, 1993, 14 : 31 - 46
  • [50] A High-Speed Active Switch Routing Architecture
    ZHANG Zhi-qun
    TheJournalofChinaUniversitiesofPostsandTelecommunications, 2001, (03) : 50 - 56