Algorithm and implementation of signed-binary recoding with asymmetric digit sets for elliptic curve cryptosystems

被引:0
|
作者
Ruan, Xiaoyu [1 ]
Katti, Rajendra [1 ]
Hinkemeyer, David [1 ]
机构
[1] North Dakota State Univ, Dept Elect & Comp Engn, Fargo, ND 58105 USA
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Signed-binary representations of integer k with symmetric digit set D-s = {-(2(w) - 1),-(2(w) - 3), ..., - 1, 0, 1, ..., 2(w) - 3, 2(w) - 1} may have lower weight than the unsigned-binary expansion of k. The "weight" is the number (if nonzero digits in a binary expansion. Lower weight. leads to fewer number of addition operations in the scalar multiplication, kP, of elliptic curve cryptosystems. Here P is a point on an elliptic curve. On the other hand, computing the minimum-weight signed-binary representation from left (most significant bit) to right (least significant bit) significantly reduces memory requirements because intermediate results do not need to be stored. Since the size of D-s is 2(w) + 1, a (w + 1)-bit data bus is necessary to represent the 2(w) + 1 elements in D-s. This is inefficient because a (w + 1)-bit bus is capable of denoting 2(w+1) cases. We present a new signed-binary recoding algorithm with asymmetric digit set D-a = {- (2(w) - 1), - (2(w) - 3), ..., -1, 0, 1, ..., 2(w) - 3}. For w = 2, our simulation results show that the average weight of signed-binary numbers with digit set {-3, -1, 0, 1} is 0.285 times the length of their unsigned-binary expansions. For the optimal representations with {-1, 0, 1} the average ratio is 0.333. The number of additions is decreased by 14.4%. The encoding circuit requires 7 flip-flops and 22 gates to realize.
引用
收藏
页码:4835 / +
页数:2
相关论文
共 50 条
  • [31] Design and implementation of arithmetic processor F2155 for elliptic curve cryptosystems
    Sutikno, S
    Effendi, R
    Surya, A
    APCCAS '98 - IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS: MICROELECTRONICS AND INTEGRATING SYSTEMS, 1998, : 647 - 650
  • [32] A novel high-speed parallel multiply-accumulate arithmetic architecture employing modified radix-4 signed-binary recoding
    Rao, VM
    Nowrouzian, B
    PROCEEDINGS OF THE 39TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 1996, : 57 - 60
  • [33] EFFICIENT IMPLEMENTATION OF REGULAR PARALLEL ADDERS FOR BINARY SIGNED DIGIT NUMBER REPRESENTATIONS
    ZEHENDNER, E
    MICROPROCESSING AND MICROPROGRAMMING, 1992, 35 (1-5): : 319 - 326
  • [34] High-speed hardware architecture of scalar multiplication for binary elliptic curve cryptosystems
    Rashidi, Bahram
    Sayedi, Sayed Masoud
    Farashahi, Reza Rezaeian
    MICROELECTRONICS JOURNAL, 2016, 52 : 49 - 65
  • [35] Fast software implementation of binary elliptic curve cryptography
    Bluhm, Manuel
    Gueron, Shay
    JOURNAL OF CRYPTOGRAPHIC ENGINEERING, 2015, 5 (03) : 215 - 226
  • [36] Design and implementation of arithmetic processor F2(155) for elliptic curve cryptosystems
    Sutikno, Sarwono
    Effendi, Ronny
    Surya, Andy
    IEEE Asia-Pacific Conference on Circuits and Systems - Proceedings, 1998, : 647 - 650
  • [37] Parallel optical negabinary signed-digit computing: algorithm and optical implementation
    Li, GQ
    Qian, F
    Ruan, H
    Liu, L
    OPTICAL ENGINEERING, 1999, 38 (03) : 403 - 414
  • [38] Parallel optical negabinary signed-digit computing: Algorithm and optical implementation
    Li, Guoqiang
    Qian, Feng
    Ruan, Hao
    Liu, Liren
    Optical Engineering, 1999, 38 (1-3): : 403 - 414
  • [39] Efficient Lightweight Hardware Structures of Point Multiplication on Binary Edwards Curves for Elliptic Curve Cryptosystems
    Rashidi, Bahram
    Abedini, Mohammad
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2019, 28 (09)
  • [40] Software implementation of elliptic curve cryptography over binary fields
    Hankerson, D
    Hernandez, JL
    Menezes, A
    CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS-CHES 2000, PROCEEDINGS, 2001, 1965 : 1 - 24