Low-power bus transform coding for multilevel signals

被引：0
|
作者：
Rokhani, Fakhrul Zaman [1 ]
Sobelman, Gerald E. [1 ]
机构：
[1] Univ Minnesota, Dept Elect & Comp Engn, Minneapolis, MN 55455 USA
来源：
2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS | 2006年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper, we propose a novel extension of Bus-Invert coding to handle 4-level pulse amplitude modulated (PAM-4) signals. A generalized mathematical model for energy consumption and energy dissipation for PAM-4 signals is presented and a family of coding schemes are developed that can reduce the average power consumption and dissipation by up to 54% compared to un-coded PAM-4 buses. This technique is attractive for high-speed data transmission systems that employ PAM-4 signals on general high capacitance buses such as global wires, off-chip buses, I/O and backplanes.
引用
收藏
页码：1272 / +
页数：2
相关论文
共 50 条
  • [31] Low-Power Bus Architecture Composition for AMBA AXI
    Na, Sangkwon
    Yang, Sung
    Kyung, Chong-Min
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2009, 9 (02) : 75 - 79
  • [32] Low-power bus encoding with crosstalk delay elimination
    Lyuh, CG
    Kim, T
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2006, 153 (02): : 93 - 100
  • [33] Bus architecture for low-power VLSI digital circuits
    Cardarilli, GC
    Salmeri, M
    Salsano, A
    Simonelli, O
    ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4, 1996, : 21 - 24
  • [34] Low-power instruction bus encoding for embedded processors
    Petrov, P
    Orailoglu, A
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2004, 12 (08) : 812 - 826
  • [35] Low-power data address bus encoding method
    Weng, TH
    Chiao, WH
    Shann, JJJ
    Chung, CP
    Lu, J
    CDES '05: PROCEEDINGS OF THE 2005 INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2005, : 204 - 210
  • [36] Narrow bus encoding for low-power DSP systems
    Shin, Y
    Choi, K
    Chang, YH
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2001, 9 (05) : 656 - 660
  • [37] Low-power implementation of discrete cosine transform
    Farag, EN
    Elmasry, MI
    SIXTH GREAT LAKES SYMPOSIUM ON VLSI, PROCEEDINGS, 1996, : 174 - 177
  • [38] An optimization of bus interconnects pitch for Low-power and reliable bus encoding schemea
    Komatsu, Satoshi
    Fujita, Masahiro
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 1723 - +
  • [39] Serial-link bus: A low-power on-chip bus architecture
    Ghoneima, M
    Ismail, Y
    Khellah, M
    Tschanz, J
    De, VV
    ICCAD-2005: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, 2005, : 541 - 546
  • [40] Serial-Link Bus: A Low-Power On-Chip Bus Architecture
    Ghoneima, Maged
    Ismail, Yehea
    Khellah, Muhammad M.
    Tschanz, James
    De, Vivek
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2009, 56 (09) : 2020 - 2032
12345