A Sampling Decision System for Virtual Metrology in Semiconductor Manufacturing

被引:20
|
作者
Kurz, Daniel [1 ]
De Luca, Cristina [2 ]
Pilz, Juergen [1 ]
机构
[1] Univ Klagenfurt, Dept Stat, A-9020 Klagenfurt, Austria
[2] Infineon Technol Austria AG, A-9500 Villach, Austria
关键词
Bayesian modeling; control charts; decision theory; sampling design; virtual metrology; PREDICTING CVD THICKNESS; INFERENCE; SCHEME;
D O I
10.1109/TASE.2014.2360214
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In semiconductor manufacturing, metrology operations are expensive and time-consuming, for this reason only a certain sample of wafers is measured. With the need of highly reliable processes, the semiconductor industry aims at developing methodologies covering the gap of missing metrology information. Virtual Metrology turns out to be a promising method; it aims at predicting wafer and/or site fine metrology results in real time and free of costs. In this paper, we present a sampling decision system that relies on virtual measurements suggesting an efficient strategy for measuring productive wafers. Several methods for evaluating when a real measurement is needed (including the expected utility of measurement information, a two-stage sampling decision model and wafer quality risk values) are proposed. We further provide ideas on how to assess and update the reliability of the virtual measurements in a sampling decision system (whenever real measurements become available). In this context, we introduce equipment health factors and virtual trust factors for improving the reliability of the sampling decision system. Finally, the performance of the sampling decision system is demonstrated on a set of virtual and real metrology data from the semiconductor industry. It is shown that wafer measurements are efficiently performed when really needed. Note to Practitioners-Classically, the status of some process is controlled by means of physical measurements, which are only performed within certain intervals of time. In this way, there might be delays in the detection of process abnormalities. Moreover, the classical measurement rules are typically of a statical nature (i.e., the measurement policy is not adapted to current production conditions). In this paper, we propose a new sampling design based on virtual measurements, which are predictions on the location of the real measurements in the control chart depending on the status of the equipment while processing. With the availability of virtual measurements for every wafer, the status of the process can be steadily controlled and process deviations can be realized earlier. Moreover, the usage of virtual measurements allows for adapting the measurement policy to current process conditions. Whenever process abnormalities are signalized by the virtual measurement, a physical measurement needs to be triggered. Therefore, physical metrology operations can be scheduled in a more efficient way.
引用
收藏
页码:75 / 83
页数:9
相关论文
共 50 条
  • [21] Virtual metrology on semiconductor manufacturing based on Just-in-time learning
    Jebri, M. A.
    El Adel, E. M.
    Graton, G.
    Ouladsine, M.
    Pinaton, J.
    IFAC PAPERSONLINE, 2016, 49 (12): : 89 - 94
  • [22] Virtual Metrology in Semiconductor Manufacturing by means of Predictive Machine Learning Models
    Lenz, Benjamin
    Barak, Bernd
    Muehrwald, Julia
    Leicht, Carolin
    2013 12TH INTERNATIONAL CONFERENCE ON MACHINE LEARNING AND APPLICATIONS (ICMLA 2013), VOL 2, 2013, : 174 - 177
  • [23] A virtual metrology approach for maintenance compensation to improve yield in semiconductor manufacturing
    Lin, Kuo-Yi
    Hsu, Chia-Yu
    Yu, Hui-Chun
    INTERNATIONAL JOURNAL OF COMPUTATIONAL INTELLIGENCE SYSTEMS, 2014, 7 : 66 - 73
  • [24] Decision-based virtual metrology for advanced process control to empower smart production and an empirical study for semiconductor manufacturing
    Chien, Chen-Fu
    Hung, Wei-Tse
    Pan, Chin-Wei
    Nguyen, Tran Hong Van
    COMPUTERS & INDUSTRIAL ENGINEERING, 2022, 169
  • [25] Metrology standards for semiconductor manufacturing
    Guan, Y
    Tortonese, M
    2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 588 - 593
  • [26] Virtual Metrology for 3D Vertical Stacking Processes in Semiconductor Manufacturing
    Wu, Syue-Ren
    Chen, Chun-Fu
    Luoh, Tuung
    Yang, Ling-Wuu
    Yang, Tahone
    Chen, Kuang-Chao
    2016 E-MANUFACTURING AND DESIGN COLLABORATION SYMPOSIUM (EMDC), 2016,
  • [27] Integrated metrology and processes for semiconductor manufacturing
    Ho, WK
    Tay, A
    Lim, KW
    Loh, AP
    Tan, WW
    IECON 2005: THIRTY-FIRST ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY, VOLS 1-3, 2005, : 2278 - 2283
  • [28] Next-generation virtual metrology for semiconductor manufacturing: A feature-based framework
    Suthar, Kerul
    Shah, Devarshi
    Wang, Jin
    He, Q. Peter
    COMPUTERS & CHEMICAL ENGINEERING, 2019, 127 : 140 - 149
  • [29] Virtual technologies for advanced manufacturing and metrology
    Peggs, GN
    INTERNATIONAL JOURNAL OF COMPUTER INTEGRATED MANUFACTURING, 2003, 16 (7-8) : 485 - 490
  • [30] Multi-source AdaBoost with cross-weight method for virtual metrology in semiconductor manufacturing
    Wang, Tianhui
    Baek, Jaeseung
    Jeong, Myong-Kee
    Seo, Seongho
    Choi, Jaekyung
    INTERNATIONAL JOURNAL OF PRODUCTION RESEARCH, 2024, 62 (19) : 7114 - 7129