Circuit-based preprocessing of ILP and its applications in leakage minimization and power estimation

被引:0
|
作者
Chai, D [1 ]
Kuehlmann, A [1 ]
机构
[1] Univ Calif Berkeley, Berkeley, CA 94720 USA
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper we discuss the application of circuit-based logical reasoning to simplify optimization problems expressed as integer linear programs (ILP) over circuit states. We demonstrate that a targeted restructuring of the problem formulation based on the circuit topology can significantly improve the performance and capacity of the overall optimization procedure. We further review two distinct application classes, one requiring a feasible, the other an infeasible bound of an 1LP solution that cannot be computed optimally within resource limits and present algorithmic approaches to handle them. We use the problems of computing a minimal leakage state and finding the state transition with maximal peak current to exemplify these two unique classes and present results comparing our methods with alternative techniques.
引用
收藏
页码:387 / 392
页数:6
相关论文
共 50 条
  • [31] Design of Sample and Hold Circuit with Improved Charge Leakage and Linearity for Low Power Applications
    Abithamol, V. P.
    Jacob, Jobymol
    2022 IEEE 19TH INDIA COUNCIL INTERNATIONAL CONFERENCE, INDICON, 2022,
  • [32] A Clamp Circuit-Based Inductive Power Transfer System With Reconfigurable Rectifier Tolerating Extensive Coupling Variations
    Chen, Yang
    Zhang, Zeheng
    Yang, Bin
    Zhang, Binshan
    Fu, Ling
    He, Zhengyou
    Mai, Ruikun
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 2024, 39 (02) : 1942 - 1946
  • [33] Analytical and experimental discussion of a circuit-based model for compact fluorescent lamps in a 60 Hz power grid
    Malagon-Carvajal, G.
    Bello-Pena, J.
    Ordonez, G.
    Duarte, C.
    INGENIERIA E INVESTIGACION, 2015, 35 : 89 - 97
  • [34] A leakage power estimation method for standard cell based design
    Zhao, Xiaoying
    Wang, Kui
    Cheng, Xu
    Tong, Dong
    2005 IEEE CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, PROCEEDINGS, 2005, : 821 - 824
  • [35] Post-layout leakage power minimization based on distributed sleep transistor insertion
    Babighian, P
    Benini, L
    Macii, A
    Macii, E
    ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2004, : 138 - 143
  • [36] Low Dropout Based Noise Minimization of Active Mode Power Gated Circuit
    Nath, D.
    Pradhan, S. N.
    INTERNATIONAL JOURNAL OF ENGINEERING, 2018, 31 (09): : 1546 - 1552
  • [37] A Study on the Preprocessing Method for Power System Applications Based on Polynomial and Standard Patterns
    Kim, Jun-Hyeok
    Joung, Jong-Man
    Lee, Byung-Sung
    ENERGIES, 2022, 15 (04)
  • [38] Receding Horizon Rank Minimization Based Estimation with Applications to Visual Tracking
    Ding, Tao
    Sznaier, Mario
    Camps, Octavia
    47TH IEEE CONFERENCE ON DECISION AND CONTROL, 2008 (CDC 2008), 2008, : 3446 - 3451
  • [39] A Combinational Power Circuit-based Submodule Topology for MMC With Shoot-through and Self-balancing Capability
    Xu, Kunshan
    Xie, Shaojun
    Wang, Xincheng
    Zhang, Binfeng
    Bian, Shenyiyang
    2018 IEEE INTERNATIONAL POWER ELECTRONICS AND APPLICATION CONFERENCE AND EXPOSITION (PEAC), 2018, : 841 - 845
  • [40] Interpolation-Based Semantic Gate Extraction and Its Applications to QBF Preprocessing
    Slivovsky, Friedrich
    COMPUTER AIDED VERIFICATION (CAV 2020), PT I, 2020, 12224 : 508 - 528