FPGA Based Low-Latency Market Data Feed Handler

被引：0
|
作者：
Zhou, Liyuan [1 ]
Jiang, Jiang [1 ]
Liao, Ruochen [1 ]
Yang, Tianyi [1 ]
Wang, Chang [1 ]
机构：
[1] Shanghai Jiao Tong Univ, Sch Microelect, 800 Dongchuan Rd, Shanghai 200240, Peoples R China
来源：
COMPUTER ENGINEERING AND TECHNOLOGY, NCCET 2014 | 2015年 / 491卷
关键词：
Market data handler; low latency; FAST; FPGA;
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Financial market data refers to price and trading data transmitted between financial exchange instruments and traders. Delivery of financial market feeds requires massive data processing with ultra-low latency. FAST protocol is a financial technology standard for compressing data stream during network transmission. This paper presents the design and implementation of a hardware accelerator for financial market data in FAST protocol. We propose a parallel data decoding architecture for field analysis process, which is the key feature in our design. The decoder of this work is able to parse and filter FAST format messages, and with an additional parallel structure compared with typical handlers, achieving a 40% speedup on decoding time compared to previous attempts. The filter function is reconfigurable for various user preferences and further protocol updates. Test under massive source data indicated an average latency of 1.6 mu s per message.
引用
收藏
页码：69 / 77
页数：9
相关论文
共 50 条
  • [1] Low-latency FPGA Based Financial Data Feed Handler
    Pottathuparambil, Robin
    Coyne, Jack
    Allred, Jeffrey
    Lynch, William
    Natoli, Vincent
    2011 IEEE 19TH ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2011, : 93 - 96
  • [2] FPGA accelerated low-latency market data feed processing
    Morris, Gareth W.
    Thomas, David B.
    Luk, Wayne
    2009 17TH IEEE SYMPOSIUM ON HIGH-PERFORMANCE INTERCONNECTS (HOTI 2009), 2009, : 83 - 89
  • [3] Low Latency FPGA Acceleration of Market Data Feed Arbitration
    Denholm, Stewart
    Inoue, Hiroaki
    Takenaka, Takashi
    Becker, Tobias
    Luk, Wayne
    PROCEEDINGS OF THE 2014 IEEE 25TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP 2014), 2014, : 36 - 40
  • [4] A Scalable Architecture for Low-Latency Market-Data Processing on FPGA
    Tang, Qiu
    Su, Majing
    Jiang, Lei
    Yang, Jiajia
    Bai, Xu
    2016 IEEE SYMPOSIUM ON COMPUTERS AND COMMUNICATION (ISCC), 2016, : 597 - 603
  • [5] Network-Level FPGA Acceleration of Low Latency Market Data Feed Arbitration
    Denholm, Stewart
    Inoue, Hiroaki
    Takenaka, Takashi
    Becker, Tobias
    Luk, Wayne
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2015, E98D (02): : 288 - 297
  • [6] Low-Latency Distance Protective Relay on FPGA
    Wang, Yifan
    Dinavahi, Venkata
    IEEE TRANSACTIONS ON SMART GRID, 2014, 5 (02) : 896 - 905
  • [7] Low-Latency Distance Protective Relay on FPGA
    Wang, Yifan
    Dinavahi, Venkata
    2014 IEEE PES GENERAL MEETING - CONFERENCE & EXPOSITION, 2014,
  • [8] A low-latency LSTM accelerator using balanced sparsity based on FPGA
    Jiang, Jingfei
    Xiao, Tao
    Xu, Jinwei
    Wen, Dong
    Gao, Lei
    Dou, Yong
    MICROPROCESSORS AND MICROSYSTEMS, 2022, 89
  • [9] An FPGA-Based Low-Latency Network Processing for Spark Streaming
    Nakamura, Kohei
    Hayashi, Ami
    Matsutani, Hiroki
    2016 IEEE INTERNATIONAL CONFERENCE ON BIG DATA (BIG DATA), 2016, : 2410 - 2415
  • [10] FPGA Implementation of Low-Latency Recursive Median Filter
    Peng, Bo
    Zhou, Yuzhu
    Li, Qiang
    Lin, Maosong
    Weng, Jiankui
    Zeng, Qiang
    2022 21ST INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (ICFPT 2022), 2022, : 312 - 318
12345