A CAM/WTA-based high speed and low power longest prefix matching circuit design

被引：0
|
作者：
Tsai, Ruei-Jhe [1 ]
Ting, Hsin-Wen [1 ]
Lin, Chi-Sheng [1 ]
Liu, Bin-Da [1 ]
机构：
[1] Natl Cheng Kung Univ, Dept Elect Engn, 1 Univ Rd, Tainan 70101, Taiwan
来源：
2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS | 2006年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper, we propose a novel Content addressable memory / Winner take all-based Longest Prefix Matching (CW-LPM) circuit for the network router application. This CW-LPM circuit not only provides a simple hardware-based solution without some traditional drawbacks such as reordering or unavoidable complex extra hardware, but also has features of low power, low cost, high search speed and scalability. We implemented this CW-LPM circuit by using the TSMC 0.18 mu m 1P6M CMOS process with 128 words by 32 bits data configuration. The simulation results show that the proposed CW-LPM circuit works up to 250 MSearches/sec at 1.8-V supply voltage with power consumption of 6.89mW and 140 MSearches/sec at 1.25-V supply voltage. Consequently, the proposed CW-LPM circuit design meets the speed requirement of OC (Optical Carrier) -3072/160 Gb/s line rate multi-gigabit/sec Ethernet network.
引用
收藏
页码：426 / +
页数：2
相关论文
共 50 条
  • [21] Low-Voltage and High-Speed CMOS Circuit Design with Low-Power Mode
    Berg, Yngvar
    Mirmotahari, Omid
    2015 IEEE CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS (ICECS), 2015, : 57 - 60
  • [22] Low Power Circuit Techniques For Optimizing Power In High Speed SRAMs
    Saini, Navneet Kaur
    Gupta, Aniruddha
    Prashar, Ravija
    Gupta, Parul
    2016 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI), 2016, : 2399 - 2404
  • [23] Low-Power and High-Speed Startup Circuit for Reference Circuit
    Chen, Hou-Ming
    Lee, Bo-Yi
    Lin, Kuang-Hao
    Huang, Xian-Ji
    Huang, Yu-Siang
    2017 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS - TAIWAN (ICCE-TW), 2017,
  • [24] Circuit Design of a High Speed and Low Power CMOS Continuous-time Current Comparator
    Lu Chen
    Bingxue Shi
    Chun Lu
    Analog Integrated Circuits and Signal Processing, 2001, 28 : 293 - 297
  • [25] Circuit design of a high speed and low power CMOS continuous-time current comparator
    Chen, L
    Shi, BX
    Lu, C
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2001, 28 (03) : 293 - 297
  • [26] Low power and high speed sample-and-hold circuit
    Trivedi, Ronak
    IEEE MWSCAS'06: PROCEEDINGS OF THE 2006 49TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS,, 2006, : 453 - 456
  • [27] Low power, high speed hybrid clock divider circuit
    1600, IEEE Computer Society
  • [28] Low Power, High Speed Hybrid Clock Divider Circuit
    Reuben, John
    Zackriya, Mohammed, V
    Kittur, Harish M.
    PROCEEDINGS OF 2013 INTERNATIONAL CONFERENCE ON CIRCUITS, POWER AND COMPUTING TECHNOLOGIES (ICCPCT 2013), 2013, : 935 - 941
  • [29] High Speed Low Energy CAM Design using Reordered Overlapping
    Sowmya, P.
    Vanitha, K.
    2015 IEEE INTERNATIONAL CONFERENCE ON ENGINEERING AND TECHNOLOGY (ICETECH), 2015, : 177 - 180
  • [30] High speed Low power Multiple Bit Subtractor Circuit Design Using High performance domino Logic
    Sivasankari, S.
    Ajayan, J.
    Sivaranjani, D.
    2014 INTERNATIONAL CONFERENCE ON INFORMATION COMMUNICATION AND EMBEDDED SYSTEMS (ICICES), 2014,
12345