Assertion and Coverage Driven Test Generation Tool for RTL Designs

被引：0
|
作者：
Muhammed, Nourhan [1 ]
Hussein, Nour [1 ]
Salah, Khaled [2 ]
Khan, Ayub [2 ]
机构：
[1] Ain Shams Univ, Fac Engn, Dept Elect & Commun, Cairo, Egypt
[2] Mentor Siemens Business, Fremont, CA 94538 USA
来源：
2020 11TH IEEE ANNUAL UBIQUITOUS COMPUTING, ELECTRONICS & MOBILE COMMUNICATION CONFERENCE (UEMCON) | 2020年
关键词：
Coverage; Assertions; Tests; Generation; RTL; Verification;
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
RTL verification is still one the most challenging activities in digital system development as it is still the bottleneck in the time-to-market for an integrated circuit development cycle. Thus reducing verification time is one of the most important targets. In this paper, a tool is developed to generate automatic tests from SystemVerilog assertions or SystemVerilog Coverage. The proposed tool is tested using different memory modules starting from single port RAM through Multiple ports RAM, FIFO and the DDRx families. The performance, regarding the runtime, has been compared with the handcrafted test case generation process. Moreover, the performance has been compared with other automatic test generation tools. Results shows the effectiveness of the proposed design. The proposed tool excelled in terms of its run-time, complexity, and coverage percentage.
引用
收藏
页码：913 / 916
页数：4
相关论文
共 50 条
  • [31] Branch Guided Functional Test Generation at the RTL
    Acharya, Vineeth V.
    Bagri, Sharad
    Hsiao, Michael S.
    2015 20TH IEEE EUROPEAN TEST SYMPOSIUM (ETS), 2015,
  • [32] An approach to RTL fault extraction and test generation
    Yin, ZG
    Min, YH
    Li, XW
    10TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2001, : 219 - 224
  • [33] Methodology for Early RTL Testability and Coverage Analysis and its Application to Industrial Designs
    Kumar, Chandan
    Maamari, Fadi
    Vittal, Kiran
    Pradeep, Wilson
    Tiwari, Rajesh
    Ravi, Srivaths
    2014 IEEE 23RD ASIAN TEST SYMPOSIUM (ATS), 2014, : 125 - 130
  • [34] Assertion Clustering for Compacted Test Sequence Generation
    Tong, Jason G.
    Boule, Marc
    Zilic, Zeljko
    2012 13TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2012, : 694 - 701
  • [35] Testability-Driven Fault Sampling for Deterministic Test Coverage Estimation of Large Designs
    Tsai, Kun-Han
    2014 IEEE 23RD ASIAN TEST SYMPOSIUM (ATS), 2014, : 119 - 124
  • [36] Assertion-Directed Test Case Generation
    Zeng, Fanping
    Deng, Chaoqiang
    Yuan, Yuan
    PROCEEDINGS OF THE 2012 THIRD WORLD CONGRESS ON SOFTWARE ENGINEERING (WCSE 2012), 2012, : 41 - 45
  • [37] Regression Test Generation by Usage Coverage Driven Clustering on User Traces
    Tamagnan, Frederic
    Bouquet, Fabrice
    Vernotte, Alexandre
    Legeard, Bruno
    2023 IEEE INTERNATIONAL CONFERENCE ON SOFTWARE TESTING, VERIFICATION AND VALIDATION WORKSHOPS, ICSTW, 2023, : 82 - 89
  • [38] Test Compaction Techniques for Assertion-Based Test Generation
    Tong, Jason G.
    Boule, Marc
    Zilic, Zeljko
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2013, 19 (01)
  • [39] An Integrated Test Generation Tool for Enhanced Coverage of Simulink/Stateflow Models
    Peranandam, P.
    Raviram, S.
    Satpathy, M.
    Yeolekar, A.
    Gadkari, A.
    Ramesh, S.
    DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2012), 2012, : 308 - 311
  • [40] Automated correctness condition generation for formal verification of synthesized RTL designs
    Mansouri, N
    Vemuri, R
    FORMAL METHODS IN SYSTEM DESIGN, 2000, 16 (01) : 59 - 91
12345