Energy Efficiency Evaluation of Workload Execution on Intel Xeon Phi Coprocessor

被引:0
|
作者
Zhao, Qi [1 ]
Yang, Hailong [1 ]
Wei, Guang [1 ]
Luan, Zhongzhi [1 ]
Qian, Depei [1 ]
机构
[1] Beihang Univ, Dept Comp Sci & Engn, Sinogerman Joint Software Inst, Beijing 100191, Peoples R China
来源
关键词
Energy efficiency; MIC; OpenMP;
D O I
10.1007/978-3-662-43908-1_34
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Although the performance of multi-core processor continues to increase steadily, power consumption with core density at such high level gradually becomes a limiting factor for computing facilities hosting massive servers to expand at even larger scale, especially as we entering the era of many core architecture. In spite of various power management techniques already existed for year, none of them has ever been demonstrated feasible on the real many core platforms since it is until recently the Intel Xeon Phi processor realizes the prospect of many core architecture into product. Along with the Xeon Phi processor, the power management capability has been significantly improved with hardware and software support that the user could analyze the power consumption of the application at fine granularity with sufficient information captured during the runtime by the power monitoring infrastructures implemented on Xeon Phi processor. However, at the time we propose this study, there is no comprehensive investigation to evaluate the power and energy properties of such many core platform when running diverse applications despite of the performance boost. In this paper, we leverage representative benchmark suites including various parallel workloads, running with OpenMP mode, from diverse domains to evaluate the MIC architecture. With the power measurement ability exposed by Power Management and SCIF interface, the energy can be tracked every 50 ms. The experiments reveal non-intuitive results on the impact of MIC in terms of energy efficiency: (1) for computation intensive workload such as BT and FT in NPB, MC and MD in SHOC, in contrast to our expectation, MIC doesn't keep improving the system energy efficiency with the increasing threads; (2) for memory intensive application such as IS in NPB and DeviceMemory in SHOC, MIC actually deteriorates the system energy efficiency significantly; (3) for EPCC, which is used to investigate overheads of key OpenMP constructs, the workloads suffer energy efficiency decline mostly caused by the high pressures from the communication among cores.
引用
收藏
页码:268 / 275
页数:8
相关论文
共 50 条
  • [41] pyMIC-DL: A Library for Deep Learning Frameworks Run on the Intel® Xeon Phi™ Coprocessor
    Anh-Tu Ngoc Tran
    Huu-Phu Nguyen
    Minh-Tri Nguyen
    Thanh-Dang Diep
    Nguyen Quang-Hung
    Nam Thoai
    IEEE 20TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS / IEEE 16TH INTERNATIONAL CONFERENCE ON SMART CITY / IEEE 4TH INTERNATIONAL CONFERENCE ON DATA SCIENCE AND SYSTEMS (HPCC/SMARTCITY/DSS), 2018, : 226 - 234
  • [42] Accelerating Time Series Subsequence Matching on the Intel Xeon Phi Many-core Coprocessor
    Miniakhmetov, Ruslan
    Movchan, Aleksander
    Zymbler, Mikhail
    2015 8TH INTERNATIONAL CONVENTION ON INFORMATION AND COMMUNICATION TECHNOLOGY, ELECTRONICS AND MICROELECTRONICS (MIPRO), 2015, : 1399 - 1404
  • [43] Efficient Implementation of Many-body Quantum Chemical Methods on the Intel® Xeon Phi™ Coprocessor
    Apra, Edoardo
    Klemm, Michael
    Kowalski, Karol
    SC14: INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS, 2014, : 674 - 684
  • [44] The Exploration of Pervasive and Fine-Grained Parallel Model Applied on Intel Xeon Phi Coprocessor
    Calvin, Christophe
    Ye, Fan
    Petiton, Serge
    2013 EIGHTH INTERNATIONAL CONFERENCE ON P2P, PARALLEL, GRID, CLOUD AND INTERNET COMPUTING (3PGCIC 2013), 2013, : 166 - 173
  • [45] Explicit Fourth-Order Runge-Kutta Method on Intel Xeon Phi Coprocessor
    Bylina, Beata
    Potiopa, Joanna
    INTERNATIONAL JOURNAL OF PARALLEL PROGRAMMING, 2017, 45 (05) : 1073 - 1090
  • [46] Parallel BRDF-based infrared radiation simulation of aerial targets implemented on Intel Xeon processor and Xeon Phi coprocessor
    Xing Guo
    Zhensen Wu
    Jiaji Wu
    Yunhua Cao
    Journal of Real-Time Image Processing, 2019, 16 : 49 - 60
  • [47] Modeling Performance and Energy for Applications Offloaded to Intel Xeon Phi
    Lawson, Gary
    Sundriyal, Vaibhav
    Sosonkina, Masha
    Shen, Yuzhong
    PROCEEDINGS OF CO-HPC 2015: 2ND INTERNATIONAL WORKSHOP ON HARDWARE-SOFTWARE CO-DESIGN FOR HIGH PERFORMANCE COMPUTING, 2015,
  • [48] Performance Evaluation of NAS Parallel Benchmarks on Intel® Xeon Phi™
    Ramachandran, Arunmoezhi
    Vienne, Jerome
    Van der Wijngaart, Rob
    Koesterke, Lars
    Sharapov, Ilya
    2013 42ND ANNUAL INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING (ICPP), 2013, : 736 - 743
  • [49] Parallel BRDF-based infrared radiation simulation of aerial targets implemented on Intel Xeon processor and Xeon Phi coprocessor
    Guo, Xing
    Wu, Zhensen
    Wu, Jiaji
    Cao, Yunhua
    JOURNAL OF REAL-TIME IMAGE PROCESSING, 2019, 16 (01) : 49 - 60
  • [50] Parallel Mutual Information Based Construction of Whole-Genome Networks on the Intel® Xeon Phi™ Coprocessor
    Misra, Sanchit
    Pamnany, Kiran
    Aluru, Srinivas
    2014 IEEE 28TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM, 2014,