Energy Efficiency Evaluation of Workload Execution on Intel Xeon Phi Coprocessor

被引:0
|
作者
Zhao, Qi [1 ]
Yang, Hailong [1 ]
Wei, Guang [1 ]
Luan, Zhongzhi [1 ]
Qian, Depei [1 ]
机构
[1] Beihang Univ, Dept Comp Sci & Engn, Sinogerman Joint Software Inst, Beijing 100191, Peoples R China
来源
关键词
Energy efficiency; MIC; OpenMP;
D O I
10.1007/978-3-662-43908-1_34
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Although the performance of multi-core processor continues to increase steadily, power consumption with core density at such high level gradually becomes a limiting factor for computing facilities hosting massive servers to expand at even larger scale, especially as we entering the era of many core architecture. In spite of various power management techniques already existed for year, none of them has ever been demonstrated feasible on the real many core platforms since it is until recently the Intel Xeon Phi processor realizes the prospect of many core architecture into product. Along with the Xeon Phi processor, the power management capability has been significantly improved with hardware and software support that the user could analyze the power consumption of the application at fine granularity with sufficient information captured during the runtime by the power monitoring infrastructures implemented on Xeon Phi processor. However, at the time we propose this study, there is no comprehensive investigation to evaluate the power and energy properties of such many core platform when running diverse applications despite of the performance boost. In this paper, we leverage representative benchmark suites including various parallel workloads, running with OpenMP mode, from diverse domains to evaluate the MIC architecture. With the power measurement ability exposed by Power Management and SCIF interface, the energy can be tracked every 50 ms. The experiments reveal non-intuitive results on the impact of MIC in terms of energy efficiency: (1) for computation intensive workload such as BT and FT in NPB, MC and MD in SHOC, in contrast to our expectation, MIC doesn't keep improving the system energy efficiency with the increasing threads; (2) for memory intensive application such as IS in NPB and DeviceMemory in SHOC, MIC actually deteriorates the system energy efficiency significantly; (3) for EPCC, which is used to investigate overheads of key OpenMP constructs, the workloads suffer energy efficiency decline mostly caused by the high pressures from the communication among cores.
引用
收藏
页码:268 / 275
页数:8
相关论文
共 50 条
  • [1] Performance Evaluation of R with Intel Xeon Phi Coprocessor
    El-Khamra, Yaakoub
    Gaffney, Niall
    Walling, David
    Wernert, Eric
    Xu, Weijia
    Zhang, Hui
    2013 IEEE INTERNATIONAL CONFERENCE ON BIG DATA, 2013,
  • [2] Evaluation of DGEMM Implementation on Intel Xeon Phi Coprocessor
    Gepner, Pawel
    Gamayunov, Victor
    Fraser, David L.
    Houdard, Eric
    Sauge, Ludovic
    Declat, Damien
    Dubois, Mathieu
    JOURNAL OF COMPUTERS, 2014, 9 (07) : 1566 - 1571
  • [3] Behavior of MDynaMix on Intel Xeon Phi Coprocessor
    Valmiki, Manjunatha
    Kurkure, Nisha
    Das, Shweta
    Dinde, Prashant
    Deepu, C., V
    Misra, Goldi
    Sinha, Pradeep
    2013 FIRST INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE, MODELLING AND SIMULATION (AIMS 2013), 2013, : 387 - 392
  • [4] Optimizing the MapReduce Framework on Intel Xeon Phi Coprocessor
    Lu, Mian
    Zhang, Lei
    Huynh Phung Huynh
    Ong, Zhongliang
    Liang, Yun
    He, Bingsheng
    Goh, Rick Siow Mong
    Richard Huynh
    2013 IEEE INTERNATIONAL CONFERENCE ON BIG DATA, 2013,
  • [5] Effective Barrier Synchronization on Intel Xeon Phi Coprocessor
    Rodchenko, Andrey
    Nisbet, Andy
    Pop, Antoniu
    Lujan, Mikel
    EURO-PAR 2015: PARALLEL PROCESSING, 2015, 9233 : 588 - 600
  • [6] Intel Xeon Phi Coprocessor High Performance Programming
    More, Andres
    JOURNAL OF COMPUTER SCIENCE & TECHNOLOGY, 2013, 13 (02): : 105 - 106
  • [7] Offload Compiler Runtime for the Intel® Xeon Phi™ Coprocessor
    Newburn, Chris J.
    Deodhar, Rajiv
    Dmitriev, Serguei
    Murty, Ravi
    Narayanaswamy, Ravi
    Wiegert, John
    Chinchilla, Francisco
    McGuire, Russell
    SUPERCOMPUTING (ISC 2013), 2013, 7905 : 239 - 254
  • [8] Intel® Xeon Phi™ coprocessor (codename Knights Corner)
    Chrysos, George
    2012 IEEE HOT CHIPS 24 SYMPOSIUM (HCS), 2012,
  • [9] Bent Functions Synthesis on Intel Xeon Phi Coprocessor
    Hrbacek, Radek
    MATHEMATICAL AND ENGINEERING METHODS IN COMPUTER SCIENCE, MEMICS 2014, 2014, 8934 : 88 - 99
  • [10] Efficient Array Slicing on the Intel Xeon Phi Coprocessor
    Bjornseth, Benjamin Andreassen
    Meyer, Jan Christian
    Natvig, Lasse
    ARRAY'17: PROCEEDINGS OF THE 4TH ACM SIGPLAN INTERNATIONAL WORKSHOP ON LIBRARIES, LANGUAGES, AND COMPILERS FOR ARRAY PROGRAMMING, 2017, : 40 - 47