Transport through Single Dopants in Gate-All-Around Silicon Nanowire MOSFETs (SNWFETs)

被引：0
|
作者：
Hong, B. H. [1 ]
Jung, Y. C.
Hwang, S. W.
Cho, K. H. [2 ]
Yeo, K. H. [2 ]
Yeoh, Y. Y. [2 ]
Suk, S. D. [2 ]
Li, M. [2 ]
Kim, D. -W. [2 ]
Park, D. [2 ]
Oh, K. S. [2 ]
Lee, W. -S. [2 ]
机构：
[1] Korea Univ, Res Ctr Time Domain Nanofunct Devices, 5-1 Anam, Seoul 136701, South Korea
[2] Samsang Elect Co, Adv Technol Dev Team I, R&D Ctr, Giheung 446 711, South Korea
来源：
2008 IEEE SILICON NANOELECTRONICS WORKSHOP | 2008年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Temperature (T) dependent transport measurements of cylindrical shaped gate-all-around silicon nanowire MOSFETs (SNWFETs) were performed. Single electron tunneling behaviors were observed at 4.2 K and one of the devices exhibited anomalously strong current peak which survived even at room temperature. The observed peak was interpreted as an evidence of transport through single impurities in the channel.
引用
收藏
页码：51 / +
页数：2
相关论文
共 50 条
  • [21] DC/AC/RF Characteristic Fluctuations Induced by Various Random Discrete Dopants of Gate-All-Around Silicon Nanowire n-MOSFETs
    Sung, Wen-Li
    Li, Yiming
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2018, 65 (06) : 2638 - 2646
  • [22] Electronic transport mechanisms in scaled gate-all-around silicon nanowire transistor arrays
    Clement, N.
    Han, X. L.
    Larrieu, G.
    APPLIED PHYSICS LETTERS, 2013, 103 (26)
  • [23] Fully gate-all-around silicon nanowire CMOS devices
    Institute of Microelectronics, Singapore, Singapore
    Solid State Technol, 2008, 5 (34-37):
  • [24] Fully gate-all-around silicon nanowire CMOS devices
    Singh, N.
    Buddharaju, K. D.
    Agarwal, A.
    Rustagi, S. C.
    Lo, G. Q.
    Balasubramanian, N.
    Kwong, D. L.
    SOLID STATE TECHNOLOGY, 2008, 51 (05) : 34 - 37
  • [25] Gate-all-around twin silicon nanowire SONOS memory
    Suk, Sung Dae
    Yeo, Kyoung Hwan
    Cho, Keun Hwi
    Li, Ming
    Yeoh, Yun young
    Hong, Ki-Ha
    Kim, Sung-Han
    Koh, Young-Ho
    Jung, Sunggon
    Jang, WonJun
    Kim, Dong-Won
    Park, Donggun
    Ryu, Byung-Il
    2007 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2007, : 142 - +
  • [26] Gate-All-Around Silicon Nanowire Devices: Are these the Future of CMOS?
    Lo, G. Q.
    Singh, N.
    Rustagi, S. C.
    Buddharaju, K. D.
    Balasubramanian, N.
    Kwong, D. L.
    SIGE, GE, AND RELATED COMPOUNDS 3: MATERIALS, PROCESSING, AND DEVICES, 2008, 16 (10): : 729 - 729
  • [27] Modeling and analysis of gate-all-around silicon nanowire FET
    Chen, Xiangchen
    Tan, Cher Ming
    MICROELECTRONICS RELIABILITY, 2014, 54 (6-7) : 1103 - 1108
  • [28] Temperature-dependent characteristics of cylindrical gate-all-around twin silicon nanowire MOSFETs (TSNWFETs)
    Cho, Keun Hwi
    Suk, Sung Dae
    Yeoh, Yun Young
    Li, Ming
    Yeo, Kyoung Hwan
    Kim, Dong-Won
    Park, Donggun
    Lee, Won-Seong
    Jung, Young Chai
    Hong, Byung Hak
    Hwang, Sung Woo
    IEEE ELECTRON DEVICE LETTERS, 2007, 28 (12) : 1129 - 1131
  • [29] Subthreshold Swing in Silicon Gate-All-Around Nanowire and Fully Depleted SOI MOSFETs at Cryogenic Temperature
    Sekiguchi, Shohei
    Ahn, Min-Ju
    Mizutani, Tomoko
    Saraya, Takuya
    Kobayashi, Masaharu
    Hiramoto, Toshiro
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2021, 9 : 1151 - 1154
  • [30] Strained Silicon Single Nanowire Gate-All-Around TFETs with Optimized Tunneling Junctions
    Narimani, Keyvan
    Trellenkamp, Stefan
    Tiedemann, Andreas
    Mantl, Siegfried
    Zhao, Qing-Tai
    APPLIED SCIENCES-BASEL, 2018, 8 (05):
12345