A Fault-Tolerant and High-Speed Memory Controller Targeting 3D Flash Memory Cubes for Space Applications

被引:4
|
作者
Agnesina, Anthony [1 ]
Shim, Da Eun [1 ]
Yamaguchi, James [2 ]
Krutzik, Christian [2 ]
Carson, John [2 ]
Nakamura, Dan [3 ]
Lim, Sung Kyu [1 ]
机构
[1] Inst Technol, Sch ECE, Atlanta, GA 30332 USA
[2] Irvine Sensors Corp, Costa Mesa, CA USA
[3] CALTECH, NASA Jet Prop Lab, Pasadena, CA 91125 USA
关键词
Aerospace and electronic systems; Computer architecture; Disk drives;
D O I
10.1109/ICCD50377.2020.00078
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this work, we develop a new 3D flash memory cube architecture that integrates multiple flash dies and their logic controller in a unique and optimized fashion for space applications. In our Loaf-of-Bread (LOB) configuration, flash dies are standing up and bonded laterally instead of the conventional pancake-style vertical die stacking. Our LOB allows the flash dies to be bonded without the use of through-silicon-vias and microbumps. Instead, we insert a redistribution layer in between two adjacent dies to bring the IO signals to the bottom, where a logic controller die collects the IOs from all flash dies and coordinates the communication with an off-cube host processor. Thus, our LOB configuration allows the users to form flash memory cubes using off-the-shelf 2D flash dies and complete the integration at a packaging house instead of a fab. A key element in our LOB flash cube is the logic controller architecture that supports fault-tolerant and energy-efficient operation of the cube. We develop the controller architecture and validate the functionality using C++ emulation and FPGA prototyping. Compared with a state-of-the-art space-grade flash memory module, our system shows a 20X bandwidth improvement in a smaller form factor along with a 25X better ratio of density per volume.
引用
收藏
页码:425 / 432
页数:8
相关论文
共 50 条
  • [1] A FAULT-TOLERANT ASSOCIATIVE MEMORY WITH HIGH-SPEED OPERATION
    BERGH, H
    ENELAND, J
    LUNDSTROM, LE
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (04) : 912 - 919
  • [2] HIGH-SPEED ON-CHIP ECC FOR SYNERGISTIC FAULT-TOLERANT MEMORY CHIPS
    FIFIELD, JA
    STAPPER, CH
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (10) : 1449 - 1452
  • [4] A 3D Flash ADC Structure for High-Speed Communication Applications
    Mirzaie, Nahid
    Alzahmi, Ahmed
    Lin, Chung-Ching
    Byun, Gyung-Su
    2018 IEEE 8TH ANNUAL COMPUTING AND COMMUNICATION WORKSHOP AND CONFERENCE (CCWC), 2018, : 956 - 958
  • [5] Bringing 3D COTS DRAM Memory Cubes to Space
    Agnesina, Anthony
    Yamaguchi, James
    Krutzik, Christian
    Carson, John
    Yang-Scharlotta, Jean
    Lim, Sung Kyu
    2019 IEEE AEROSPACE CONFERENCE, 2019,
  • [6] A Flash Memory Controller for 15μs Ultra-Low-Latency SSD Using High-Speed 3D NAND Flash with 3μs Read Time
    Cheong, Wooseong
    Yoon, Chanho
    Woo, Seonghoon
    Han, Kyuwook
    Kim, Daehyun
    Lee, Chulseung
    Choi, Youra
    Kim, Shine
    Kang, Dongku
    Yu, Geunyeong
    Kim, Jaehong
    Park, Jaechun
    Song, Ki-Whan
    Park, Ki-Tae
    Cho, Sangyeun
    Oh, Hwaseok
    Lee, Daniel D. G.
    Choi, Jin-Hyeok
    Jeong, Jaeheon
    2018 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE - (ISSCC), 2018, : 338 - +
  • [7] HiperTM: High performance, fault-tolerant transactional memory
    Hirve, Sachin
    Palmieri, Roberto
    Ravindran, Binoy
    THEORETICAL COMPUTER SCIENCE, 2017, 688 : 86 - 102
  • [8] HiperTM: High Performance, Fault-Tolerant Transactional Memory
    Hirve, Sachin
    Palmieri, Roberto
    Ravindran, Binoy
    DISTRIBUTED COMPUTING AND NETWORKING, ICDCN 2014, 2014, 8314 : 181 - 196
  • [9] Fault-tolerant solid state mass memory for satellite applications
    Cardarilli, GC
    Marinucci, P
    Salsano, A
    WHERE INSTRUMENTATION IS GOING - CONFERENCE PROCEEDINGS, VOLS 1 AND 2, 1998, : 253 - 256
  • [10] 3D Flash Memory for Data-intensive Applications
    Inaba, Satoshi
    2018 IEEE 10TH INTERNATIONAL MEMORY WORKSHOP (IMW), 2018, : 1 - 4