A Hardware/Software Framework for the Integration of FPGA-based Accelerators into Cloud Computing Infrastructures

被引：4

作者：

Steinert, Fritjof ^{[1
]}

Kreowsky, Philipp ^{[1
]}

Wisotzky, Eric L. ^{[1
]}

Unger, Christian ^{[2
]}

Stabernack, Benno ^{[1
,3
]}

机构：

[1] Fraunhofer Inst Telecommun, Heinrich Hertz Inst, Berlin, Germany

[2] CPU 24 7 GmbH Potsdam, Potsdam, Germany

[3] Univ Potsdam, Embedded Syst Architectures Signal Proc, Potsdam, Germany

来源：

2020 IEEE INTERNATIONAL CONFERENCE ON SMART CLOUD (SMARTCLOUD 2020) | 2020年

关键词：

Heterogeneous Computing; Accelerator; FPGA; Cloud Computing; Resource Management;

D O I：

10.1109/SmartCloud49737.2020.00014

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

The need for high computing power has increased enormously in recent years, particularly in the field of image signal processing and machine learning applications, very powerful computing systems are required. It has been shown that homogeneous architectures in data centers work very inefficiently regarding these special applications, showing high latency of the response times and providing a very poor power efficiency. In order to integrate FPGA (Field Programming Gate Array)- as well as GPU-based accelerators into cloud computing infrastructures as compute nodes we present a generic hardware/software framework for using heterogeneous computing systems. A real industrial image processing application shows the acceleration achieved.

引用

页码：23 / 28

页数：6

共 50 条

[1] Design Framework for FPGA-based Hardware Accelerators with Heterogeneous Interconnect
Cuong Pham-Quoc
PROCEEDINGS OF 2019 6TH NATIONAL FOUNDATION FOR SCIENCE AND TECHNOLOGY DEVELOPMENT (NAFOSTED) CONFERENCE ON INFORMATION AND COMPUTER SCIENCE (NICS), 2019, : 148 - 153
[2] Computing Models for FPGA-Based Accelerators
Herbordt, Martin C.
Gu, Yongfeng
VanCourt, Tom
Model, Josh
Sukhwani, Bharat
Chiu, Matt
COMPUTING IN SCIENCE & ENGINEERING, 2008, 10 (06) : 35 - 45
[3] Theoretical Model of Computation and Algorithms for FPGA-Based Hardware Accelerators
Hora, Martin
Koncicky, Vaclav
Tetek, Jakub
THEORY AND APPLICATIONS OF MODELS OF COMPUTATION, TAMC 2019, 2019, 11436 : 295 - 312
[4] A generic execution framework for shared FPGA-based accelerators
Alexandru, Dumitru Laurentiu
Maniu, Rares
2017 INTERNATIONAL CONFERENCE ON OPTIMIZATION OF ELECTRICAL AND ELECTRONIC EQUIPMENT (OPTIM) & 2017 INTL AEGEAN CONFERENCE ON ELECTRICAL MACHINES AND POWER ELECTRONICS (ACEMP), 2017, : 803 - 808
[5] Hardware/software integration for FPGA-based All-Pairs Shortest-Paths
Bondhugula, Uday
Devulapalli, Ananth
Dinan, James
Fernando, Joseph
Wyckoff, Pete
Stahlberg, Eric
Sadayappan, P.
FCCM 2006: 14TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2006, : 152 - +
[6] An FPGA-based hardware abstraction of quantum computing systems
Madiha Khalid
Umar Mujahid
Atif Jafri
Hongsik Choi
Najam ul Islam Muhammad
Journal of Computational Electronics, 2021, 20 : 2001 - 2018
[7] SECDA: Efficient Hardware/Software Co-Design of FPGA-based DNN Accelerators for Edge Inference
Haris, Jude
Gibson, Perry
Cano, Jose
Agostini, Nicolas Bohm
Kaeli, David
2021 IEEE 33RD INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING (SBAC-PAD 2021), 2021, : 33 - 43
[8] An FPGA-based hardware abstraction of quantum computing systems
Khalid, Madiha
Mujahid, Umar
Jafri, Atif
Choi, Hongsik
Muhammad, Najam ul Islam
JOURNAL OF COMPUTATIONAL ELECTRONICS, 2021, 20 (05) : 2001 - 2018
[9] Hardware/software partitioning for FPGA-based security design
Xu, Cheng
Wang, Mengzhen
Qin, Yunchuan
Yin, Su
Journal of Computational Information Systems, 2014, 10 (17): : 7407 - 7416
[10] FPGA-Based Software Profiler for Hardware/Software Co-design
Saad, El-Sayed M.
Awadalla, Medhat H. A.
El-Deen, Kareem Ezz
NRSC: 2009 NATIONAL RADIO SCIENCE CONFERENCE: NRSC 2009, VOLS 1 AND 2, 2009, : 475 - 482

← 1 2 3 4 5 →