Robust Architecture for Programmable Universal Unitaries

被引:59
|
作者
Saygin, M. Yu [1 ]
Kondratyev, I., V [1 ]
Dyakonov, I., V [1 ]
Mironov, S. A. [2 ,3 ,4 ]
Straupe, S. S. [1 ]
Kulik, S. P. [1 ]
机构
[1] Lomonosov Moscow State Univ, Fac Phys, Quantum Technol Ctr, Leninskie Gory 1,Bldg 35, Moscow 119991, Russia
[2] Russian Acad Sci, Inst Nucl Res, 60th October Anniversary Prospect,7a, Moscow 117312, Russia
[3] Inst Theoret & Expt Phys, Bolshaya Cheriomyshkinskaya 25, Moscow 117218, Russia
[4] Moscow Inst Phys & Technol, Inst Ski Pereulok 9, Dolgoprudnyi 141701, Russia
关键词
PARAMETRIZATION;
D O I
10.1103/PhysRevLett.124.010501
中图分类号
O4 [物理学];
学科分类号
0702 ;
摘要
The decomposition of large unitary matrices into smaller ones is important because it provides ways to the realization of classical and quantum information processing schemes. Today, most of the methods use planar meshes of tunable two-channel blocks; however, the schemes turn out to be sensitive to fabrication errors. We study a novel decomposition method based on multichannel blocks. We have shown that the scheme is universal even when the block's transfer matrices are chosen at random, making it virtually insensitive to errors. Moreover, the placement of the variable elements can be arbitrary, so that the scheme is not bound to specific topologies. Our method can be beneficial for large-scale implementations of unitary transformations by techniques, which are not of wide proliferation today or have yet to be developed.
引用
收藏
页数:6
相关论文
共 50 条
  • [41] PIPELINE INTERLEAVED PROGRAMMABLE DSPS - ARCHITECTURE
    LEE, EA
    MESSERSCHMITT, DG
    IEEE TRANSACTIONS ON ACOUSTICS SPEECH AND SIGNAL PROCESSING, 1987, 35 (09): : 1320 - 1333
  • [42] An access control architecture for programmable routers
    Gao, J
    Steenkiste, P
    2001 IEEE OPEN ARCHITECTURES AND NETWORK PROGRAMMING PROCEEDINGS, 2001, : 15 - 24
  • [43] Extended programmable logic array architecture
    Aaldering, Mark
    Australian Electronics Engineering, 1997, 30 (09): : 52 - 53
  • [44] A programmable transport architecture with QoS guarantees
    Huard, JF
    Lazar, AA
    IEEE COMMUNICATIONS MAGAZINE, 1998, 36 (10) : 54 - 62
  • [45] ARCHITECTURE OF A PROGRAMMABLE DIGITAL SIGNAL PROCESSOR
    SHIVELY, RR
    IEEE TRANSACTIONS ON COMPUTERS, 1982, 31 (01) : 16 - 22
  • [46] A programmable architecture for the provision of hybrid services
    Gbaguidi, C
    Hubaux, JP
    Hamdi, M
    Tantawi, AN
    IEEE COMMUNICATIONS MAGAZINE, 1999, 37 (07) : 110 - 116
  • [47] A programmable architecture for OFDM-CDMA
    Chen, KC
    Wu, ST
    IEEE COMMUNICATIONS MAGAZINE, 1999, 37 (11) : 76 - 82
  • [48] A Novel Multicast Architecture of Programmable Networks
    Kicinski, Jakub
    Hoeft, Michal
    COMPUTER NETWORKS, CN 2015, 2015, 522 : 280 - 292
  • [49] PFCA: A Programmable FIB Caching Architecture
    Grigoryan, Garegin
    Liu, Yaoqing
    Kwon, Minseok
    IEEE-ACM TRANSACTIONS ON NETWORKING, 2020, 28 (04) : 1872 - 1884
  • [50] MICSMACS - A VLSI PROGRAMMABLE SYSTOLIC ARCHITECTURE
    FRISON, P
    LAVENIER, D
    LEVERGE, H
    QUINTON, P
    SYSTOLIC ARRAY PROCESSORS, 1989, : 146 - 155