Characterization of Oxide Traps Leading to RTN in High-k and Metal Gate MOSFETs

被引：0

作者：

Lee, Sanghoon ^{[1
]}

Cho, Heung-Jae ^{[1
]}

Son, Younghwan ^{[1
]}

Lee, Dong Seup ^{[1
]}

Shin, Hyungcheol ^{[1
]}

机构：

[1] Seoul Natl Univ, ISRC, San 56-1,Shinlim Dong, Seoul 151742, South Korea

来源：

2009 IEEE INTERNATIONAL ELECTRON DEVICES MEETING | 2009年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We proposed a new method for characterization of oxide traps leading to Random Telegraph Noise (RTN) in high-k and metal gate MOSFETs considering their energy band structure. Through this method and drain and gate current RTN measurement, we extracted positions, energy levels and activation energies of oxide traps in high-k dielectric as well as in interfacial layer.

引用

页码：713 / +

页数：2

共 50 条

[31] Analysis of ultra short MOSFETs with high-k gate dielectrics
Dragosits, K
Ponomarev, Y
Dachs, C
Selberherr, S
SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES 2001, 2001, : 412 - 415
[32] Effect of High-k Gate Materials on Analog and RF Performance of Double Metal Double Gate (DMDG) MOSFETs
Gupta, Santosh Kumar
Baishya, S.
2013 ANNUAL IEEE INDIA CONFERENCE (INDICON), 2013,
[33] Schottky-barrier S/D MOSFETs with high-K gate dielectrics and metal-gate electrode
Zhu, SY
Yu, HY
Whang, SJ
Chen, JH
Shen, C
Zhu, CX
Lee, SJ
Li, MF
Chan, DSH
Yoo, WJ
Du, AY
Tung, CH
Singh, J
Chin, A
Kwong, DL
IEEE ELECTRON DEVICE LETTERS, 2004, 25 (05) : 268 - 270
[34] The Observation of Trapping and Detrapping Effects in High-k Gate Dielectric MOSFETs by a New Gate Current Random Telegraph Noise (IG-RTN) Approach
Chang, C. M.
Chung, Steve S.
Hsieh, Y. S.
Cheng, L. W.
Tsai, C. T.
Ma, G. H.
Chien, S. C.
Sun, S. W.
IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2008, TECHNICAL DIGEST, 2008, : 787 - +
[35] Electrical Characterization of Metal Gate/High-k Dielectrics on GaAs Substrate
Budhraja, V.
Misra, D.
PHYSICS AND TECHNOLOGY OF HIGH-K GATE DIELECTRICS 6, 2008, 16 (05): : 455 - 461
[36] High-k metal gate characterization using picosecond ultrasonic technology
Dai, J.
Mukundhan, P.
Chen, J.
Tan, J.
Hsieh, D. B.
Tsai, T. C.
SOLID STATE TECHNOLOGY, 2011, 54 (03) : 14 - 17
[37] The Understanding of Breakdown Path in Both High-k Metal-Gate CMOS and Resistance RAM by the RTN Measurement
Chung, Steve S.
2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2016, : 428 - 431
[38] Threshold voltage control in TmSiO/HfO2 high-k/metal gate MOSFETs
Litta, E. Dentoni
Hellstrom, P. -E.
Ostling, M.
SOLID-STATE ELECTRONICS, 2015, 108 : 24 - 29
[39] Optimum source/drain overlap design for 16 nm high-k/metal gate MOSFETs
Jang, Junyong
Lim, Towoo
Kim, Youngmin
SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2009, 24 (10)
[40] Vertical 1.2kV SiC Power MOSFETs with High-k/Metal Gate Stack
Wirths, Stephan
Arango, Yulieth Christina
Prasmusinto, Alyssa
Alfieri, Giovanni
Bianda, Enea
Mihaila, Andrei
Kranz, Lukas
Bellini, Marco
Knoll, Lars
2019 31ST INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND ICS (ISPSD), 2019, : 103 - 106

← 1 2 3 4 5 →