New high repeatability wafer geometry measurement technique for full 200mm and 300mm blank wafers

被引:4
|
作者
Trujillo-Sevilla, Juan M. [1 ]
Perez-Garcia, Alvaro [1 ]
Casanova-Gonzalez, Oscar [1 ]
Velasco-Ocana, Miriam [1 ]
Ceruso, Sabato [1 ]
Oliva-Garcia, Ricardo [1 ]
Gomez-Cardenes, Oscar [1 ]
Martin-Hernandez, Javier [1 ]
Roque-Velasco, Alex [1 ]
Manuel Rodriguez-Ramos, Jose [1 ]
Gaudestad, Jan O. [2 ]
机构
[1] Wooptix SL, Av Trinidad 61,7, San Cristobal la Laguna 38204, Tenerife Canary, Spain
[2] Wooptix SL, San Francisco, CA USA
来源
关键词
wafer geometry; nanotopography; metrology; semiconductor manufacturing; wave front phase imaging; wafer shape; wafer stress;
D O I
10.1117/12.2607315
中图分类号
TH7 [仪器、仪表];
学科分类号
0804 ; 080401 ; 081102 ;
摘要
Wave Front Phase Imaging (WFPI), a new wafer geometry technique, is presented, that acquires 7.65 million data points in 5 seconds on a full 300mm wafer providing lateral resolution of 96 mu m. The system has high repeatability with root-mean-square (RMS) standard deviation (sigma(RMS)) in the single digit nm for the global wafer geometry and in the sub angstrom (angstrom = 10(-10) m) range for the full-wafer nanotopography for both 200mm and 300mm blank silicon wafer. WFPI can collect data on the entire wafer to within a single pixel, in our case 96 mu m, away from the wafer edge roll off. The flatness of the silicon wafers used to manufacture integrated circuits (IC) is controlled to tight tolerances to help ensure that the full wafer is sufficiently flat for lithographic processing. Advanced lithographic patterning processes require a detailed map of the wafer shape to avoid overlay errors caused by depth-of-focus issues(1). We present WFPI as a new technique with high resolution and high data count acquired at very high speed.
引用
收藏
页数:8
相关论文
共 44 条
  • [41] The novel chamber hardware design to improve the thin film deposition quality in both 12" (300 mm) and 18" (450 mm) wafers with the development of 3D full chamber modeling and experimental visual technique
    Liao, M. -H.
    Chen, C. -H.
    AIP ADVANCES, 2013, 3 (07):
  • [42] The novel chamber hardware design to improve the thin film deposition quality in both 12" (300 mm) and 18" (450 mm) wafers with the development of 3D full chamber modeling and experimental visual technique (vol 3, 072117, 2013)
    Liao, M-H.
    Chen, C-H.
    AIP ADVANCES, 2015, 5 (04):
  • [43] 0.525μm2 6T-SRAM bit cell using 45nm fully-depleted SOICMOS technology with metal gate, high K dielectric and elevated source/drain on 300mm wafers.
    Vandooren, A
    Hobbs, C
    Faynot, O
    Perreau, P
    Denorme, S
    Fenouillet-Beranger, C
    Gallon, C
    Morin, C
    Zauner, A
    Imbert, G
    Bernard, H
    Garnier, P
    Gabette, L
    Broekaart, M
    Aminpur, M
    Barnola, S
    Loubet, N
    Dutartre, D
    Korman, T
    Chabanne, G
    Martin, F
    Le Tiec, Y
    Gierczynski, N
    Smith, S
    Laviron, C
    Bidaud, M
    Pouilloux, I
    Bensahel, D
    Skotnicki, T
    Mingam, H
    Wild, A
    2005 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2005, : 221 - 222
  • [44] Scaled Submicron Field-Plated Enhancement Mode High-K Gallium Nitride Transistors on 300mm Si(111) Wafer with Power FoM (RONxQGG) of 3.1 mohm-nC at 40V and fT/fMAX of 130/680GHz
    Then, Han Wui
    Radosavljevic, M.
    Koirala, P.
    Beumer, M.
    Bader, S.
    Zubair, A.
    Hoff, T.
    Jordan, R.
    Michaelos, T.
    Peck, J.
    Ban, I.
    Nair, N.
    Vora, H.
    Joshi, K.
    Meric, I.
    Oni, A.
    Desai, N.
    Krishnamurthy, H.
    Ravichandran, K.
    Yu, J.
    Beach, S.
    Frolov, D.
    Hubert, A.
    Latorre-rey, A.
    Rami, S.
    Rangaswamy, J.
    Yu, Q.
    Fischer, P.
    2022 INTERNATIONAL ELECTRON DEVICES MEETING, IEDM, 2022,