共 50 条
- [41] An Efficient VLSI Design of Residue to Binary Converter Circuit for a New Moduli Set {22n, 22n-1-1, 22n-1+1} 2019 IEEE 4TH INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUITS AND MICROSYSTEMS (ICICM 2019), 2019, : 24 - 28
- [42] Memoryless RNS-to-Binary Converters for the {2n+1-1, 2n, 2n-1} Moduli Set 21ST IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, 2010,
- [43] Area-efficient and Fast Sign Detection for Four-Moduli Set RNS {2n -,2n,2n+1,22n+1} 2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 1540 - 1543
- [44] Efficient RNS to binary converters for the new 4-moduli set {2n, 2n+1-1, 2n-1, 2n-1-1} IEICE ELECTRONICS EXPRESS, 2012, 9 (01): : 1 - 7
- [46] Efficient MRC-Based Residue to Binary Converters for the New Moduli Sets {22n, 2n-1, 2n+1-1} and {22n, 2n-1, 2n-1-1} IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2009, E92D (09): : 1628 - 1638
- [47] High-speed and low-cost reverse converters for the (2n-1,2n,2n+1) moduli set IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1998, 45 (07): : 903 - 908
- [49] New efficient residue-to-binary converters for 4-moduli set {2n-1, 2n, 2n+1, 2n+1-1} PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL IV: DIGITAL SIGNAL PROCESSING-COMPUTER AIDED NETWORK DESIGN-ADVANCED TECHNOLOGY, 2003, : 536 - 539
- [50] An Efficient 2n RNS Scaler for Moduli Set {2n-1, 2n, 2n+1} ISISE 2008: INTERNATIONAL SYMPOSIUM ON INFORMATION SCIENCE AND ENGINEERING, VOL 2, 2008, : 511 - 515