Source-drain resistance characteristics of back-channel etched amorphous InGaZnO thin film transistors with TiO2:Nb protective layer

被引:7
|
作者
Zhang, Letao [1 ]
Zhou, Xiaoliang [2 ]
Chang, Baozhu [1 ]
Wang, Longyan [3 ]
Xiao, Yuxiang [1 ]
He, Hongyu [1 ]
Zhang, Shengdong [1 ]
机构
[1] Peking Univ, Shenzhen Grad Sch, Sch Elect & Comp Engn, Shenzhen 518055, Peoples R China
[2] Peking Univ, Inst Microelect, Beijing 100871, Peoples R China
[3] Hong Kong Univ Sci & Technol, Dept Elect & Comp Engn, Hong Kong, Hong Kong, Peoples R China
关键词
Amorphous indium gallium zinc oxide; Thin film transistors; Source-drain parasitic resistance; TiO2:Nb; Films thickness; THRESHOLD VOLTAGE; PERFORMANCE; SHIFT; TFTS;
D O I
10.1016/j.mssp.2017.04.020
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This work investigates the source-drain (S-D) parasitic resistance (R-SD) characteristics of the back-channeletched (BCE) a-IGZO TFTs with ultra-thin Nb doped TiO2 (TNO) protective layer. It is shown that R-SD is strongly related to the thickness of the TNO protective layer although the electrical performances of the BCE a-IGZO TFTs with different TNO thickness are similar to each other. The BCE TFT with 3 nm TNO shows an unusually large R-SD value (300 Omega cm). It is suggested that a similar to 3 nm TNO depletion layer should be formed at the TNO/a-IGZO interface in the S-D region in this case. In addition, R-SD of the BCE TFTs with 1 and 5 nm TNO is 11 and 26 Omega cm, respectively. The low R-SD of these two devices is caused by much thinner TNO depletion layers in the S-D region. Besides, a moderate R-SD of 53 Omega cm for the S-D lift-off device can be ascribed to a lower a-IGZO band bending at the Mo/a-IGZO interface than that of the BCE devices at the TNO/a-IGZO interface.
引用
收藏
页码:147 / 151
页数:5
相关论文
共 33 条
  • [31] Performance and Stability Improvements of Back-Channel-Etched Amorphous Indium-Gallium-Zinc Thin-Film-Transistors by CF4+O2 Plasma Treatment
    Liu, Xiang
    Wang, Lisa Ling
    Hu, Hehe
    Lu, Xinhong
    Wang, Ke
    Wang, Gang
    Zhang, Shengdong
    IEEE ELECTRON DEVICE LETTERS, 2015, 36 (09) : 911 - 913
  • [32] High performance anatase-TiO2 thin film transistors with a two-step oxidized TiO2 channel and plasma enhanced atomic layer-deposited ZrO2 gate dielectric
    Zhang, Jie
    Cui, Peng
    Lin, Guangyang
    Zhang, Yuying
    Sales, Maria Gabriela
    Jia, Meng
    Li, Zhengxin
    Goodwin, Christopher
    Beebe, Thomas
    Gundlach, Lars
    Ni, Chaoying
    McDonnell, Stephen
    Zeng, Yuping
    APPLIED PHYSICS EXPRESS, 2019, 12 (09)
  • [33] Enhanced Performance and Gate Bias Stress Stability of Atomic-Layer-Deposited Amorphous Zn-Sn-O Thin-Film Transistors with HfO2 and Al-Doped TiO2 Interlayers on SiO2 Gate Oxide
    Choi, Jinheon
    Choi, Juneseong
    Kim, Tae Kyun
    Lee, Yonghee
    Kang, Sukin
    Mun, Sahngik Aaron
    Ham, Jaewon
    Kim, Hyungjeung
    Hwang, Cheol Seong
    ACS APPLIED ELECTRONIC MATERIALS, 2025, 7 (01) : 215 - 224