Heterogeneous Integration Technology for MEMS-LSI Multi-Chip Module

被引：0

作者：

Lee, K-W ^{[1
]}

Kanno, S. ^{[1
]}

Ohara, Y. ^{[1
]}

Kiyoyama, K. ^{[1
]}

Bea, J-C ^{[1
]}

Fukushima, T. ^{[1
]}

Tanaka, T. ^{[2
]}

Koyanagi, M. ^{[1
]}

机构：

[1] Tohoku Univ, Dept Bioengn & Robot, Sendai, Miyagi 9808579, Japan

[2] Tohoku Univ, Grad Sch Biomed Engn, Dept Biomed Engn, Sendai, Miyagi 980, Japan

来源：

2009 IEEE INTERNATIONAL CONFERENCE ON 3D SYSTEMS INTEGRATION | 2009年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

We developed novel interconnection technology for heterogeneous integration of MEMS and LSI mufti-chip module, in which MEMS and LSI chips would be horizontally integrated on substrate and vertically stacked each others. The cavity chip composed of deep Cu TSV-beam lead wires was developed for interconnecting MEMS chips with high step height of more than 100um. Fundamental characteristics were successfully obtained from pressure sensing MEMS chip with 360 mu m thickness, which was connected to the substrate by the cavity chip. MEMS and LSI chips were vertically integrated by using the cavity chip without changes of chip design and extra processes. This interconnection technology can give strong solution for heterogeneous integration of MEMS and LSI chips multi-chip module.

引用

页码：6 / +

页数：3

共 50 条

[31] Process synthesis and design for multi-chip module fabrication
Pierce, DW
Realff, MJ
COMPUTERS & CHEMICAL ENGINEERING, 1996, 20 : S1307 - S1315
[32] Cold Survivable Current Sense Multi-Chip Module
Lias, Malcolm
Bolotin, Gary
Hunter, Donald
Cheng, Ben
2020 IEEE AEROSPACE CONFERENCE (AEROCONF 2020), 2020,
[33] MEMS sensor multi-chip module assembly with TAB carrier - Pressure belt for aircraft flight testing
Kim, NP
Holland, MJ
Tanielian, MH
Poff, R
50TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 2000 PROCEEDINGS, 2000, : 689 - 696
[34] Organic Multi-Chip Module for High Performance Systems
Shan, Lei
Kwark, Young
Baks, Christian
Gaynes, Michael
Chainer, Timothy
Kapfhammer, Mark
Saiki, Hajime
Kuhara, Atsushi
Aguiar, Gil
Ban, Noritaka
Nukaya, Yoshiki
2015 IEEE 65TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2015, : 1725 - 1729
[35] Analysis of Temperature Field of Embedded Multi-Chip Module
Huang Chunyue
Wang Bin
Li Tianming
Wei Hegeng
2011 12TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY AND HIGH DENSITY PACKAGING (ICEPT-HDP), 2011, : 801 - 805
[36] Research On FOPLP Package of multi-chip Power Module
Jiang, Jing
Huo, Jia ren
Song, Guan qiang
Ye, Huaiyu
Liu, De Bo
Zhang, Guoqi
Wang, Jun Tao Jun
2020 IEEE 8TH ELECTRONICS SYSTEM-INTEGRATION TECHNOLOGY CONFERENCE (ESTC), 2020,
[37] A hybrid optimization approach for chip placement of multi-chip module packaging
Yang, Ping
Qin, Xiangnan
MICROELECTRONICS JOURNAL, 2009, 40 (08) : 1235 - 1243
[38] 2.5-Gbit/s SDH/SONET terminating circuit that uses low-power bipolar LSI technologies and multi-chip module technology
Kawai, K
Koike, K
Koga, M
Takei, Y
Ichino, H
PROCEEDINGS OF THE 1998 BIPOLAR/BICMOS CIRCUITS AND TECHNOLOGY MEETING, 1998, : 144 - 147
[39] Reliable Integration of a high performance multi-chip half-bridge SiC power module
Mouawad, Bassem
Li, Jianfeng
Castellazzi, Alberto
Johnson, C. Mark
2016 6TH ELECTRONIC SYSTEM-INTEGRATION TECHNOLOGY CONFERENCE (ESTC), 2016,
[40] Computationally efficient integration of complex thermal multi-chip power module models into circuit simulators
Drofenik, Uwe
Cottet, Didier
Muesing, Andreas
Meyer, Jean-Marc
Kolar, Johann W.
2007 POWER CONVERSION CONFERENCE - NAGOYA, VOLS 1-3, 2007, : 528 - +

← 1 2 3 4 5 →