Approximation approach for timing jitter characterization in circuit simulators

被引：0

作者：

Gourary, MA ^{[1
]}

Rusakov, SG ^{[1
]}

Ulyanov, SL ^{[1
]}

Zharov, MM ^{[1
]}

Gullapalli, KK ^{[1
]}

Mulvaney, BJ ^{[1
]}

机构：

[1] Russian Acad Sci, IPPM, Moscow, Russia

来源：

DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS | 2003年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

A new computational concept of timing jitter is proposed that is suitable for exploitation in circuit simulators. It is based on the approximation of computed noise characteristics. To define jitter value the parameter representation is used. The desired parameters are obtained after noise simulation process in time domain by minimization of integral residual L-2-norm. The approach is illustrated by examples of jitter computation using Spicelike simulator.

引用

页码：156 / 161

页数：6

共 50 条

[41] An approach to accuracy improvement of the noise macromodels in the general-purpose circuit simulators
Gadjeva, E
Hristov, M
Mihova, B
Donevska, L
BEC 2002: Proceedings of the 8th Biennial Baltic Electronic Conference, 2002, : 129 - 132
[42] Integrated Approach of Airgap Insertion for Circuit Timing Optimization
Hyun, Daijoon
Shin, Youngsoo
ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2019, 24 (02)
[43] Spike timing jitter is beneficial in neural spike coding - A case of the mammalian MSO sound localization circuit
Petr Marsalek
BMC Neuroscience, 12 (Suppl 1)
[44] Circuit simulators for circuit analysis in graduate engineering courses
Cubells-Beltran, Maria-Dolores
Reig, Candid
4TH INTERNATIONAL CONFERENCE ON HIGHER EDUCATION ADVANCES (HEAD'18), 2018, : 525 - 532
[45] Spike timing jitter is beneficial in neural spike coding - a case of the mammalian MSO sound localization circuit
Petr Marsalek
BMC Neuroscience, 12 (Suppl 1)
[46] From packaging to fast timing simulators
Göknar, C
2003 IEEE International Symposium on Electromagnetic Compatibility (EMC), Vols 1 and 2, Symposium Record, 2003, : 1269 - 1272
[47] Tuning logic simulators for timing analysis
Maksimovic, DM
Litovski, VB
ELECTRONICS LETTERS, 1999, 35 (10) : 800 - 802
[48] DSOs address timing and jitter challenges
Lauterbach, M
ELECTRONIC PRODUCTS MAGAZINE, 1999, 42 (04): : 35 - +
[49] Optimal detection of solitons with timing jitter
Ho, KP
JOURNAL OF THE OPTICAL SOCIETY OF AMERICA B-OPTICAL PHYSICS, 2005, 22 (10) : 2164 - 2168
[50] Robustness of STDP to spike timing jitter
Yihui Cui
Ilya Prokin
Alexandre Mendes
Hugues Berry
Laurent Venance
Scientific Reports, 8

← 1 2 3 4 5 →