Approximation approach for timing jitter characterization in circuit simulators

被引：0

作者：

Gourary, MA ^{[1
]}

Rusakov, SG ^{[1
]}

Ulyanov, SL ^{[1
]}

Zharov, MM ^{[1
]}

Gullapalli, KK ^{[1
]}

Mulvaney, BJ ^{[1
]}

机构：

[1] Russian Acad Sci, IPPM, Moscow, Russia

来源：

DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS | 2003年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

A new computational concept of timing jitter is proposed that is suitable for exploitation in circuit simulators. It is based on the approximation of computed noise characteristics. To define jitter value the parameter representation is used. The desired parameters are obtained after noise simulation process in time domain by minimization of integral residual L-2-norm. The approach is illustrated by examples of jitter computation using Spicelike simulator.

引用

页码：156 / 161

页数：6

共 50 条

[1] CONDITIONS FOR JITTER-FREE TIMING IN A PAM TIMING RECOVERY CIRCUIT
PETROVIC, G
ELECTRONICS LETTERS, 1976, 12 (13) : 338 - 340
[2] Spectral Characterization of Clock Timing Jitter
Yang, Weiguo
SOUTHEASTCON 2024, 2024, : 746 - 751
[3] Timing Jitter Characterization of the SFQ Coincidence Circuit by Optically Time-Controlled Signals From SSPDs
Miki, Shigehito
Miyajima, Shigeyuki
Yabuno, Masahiro
Yamashita, Taro
Yamamoto, Takashi
Imoto, Nobuyuki
Ikuta, Rikizo
Kirkwood, Robert A.
Hadfield, Robert H.
Terai, Hirotaka
IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2019, 29 (05)
[4] Phase Jitter ≡ Timing Jitter?
Chin, Jackie
Cantoni, Antonio
IEEE COMMUNICATIONS LETTERS, 1998, 2 (02) : 54 - 56
[5] A Supply Noise Compensation Circuit for Clock Buffers to Reduce Timing Jitter
Li, Jing
Luo, Jian
Ding, Yongfeng
Ning, Ning
2018 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2018), 2018, : 86 - 89
[6] Ultrafast amplifier additive timing jitter characterization and control
Casanova, Alexis
D'Acremont, Quentin
Santarelli, Giorgio
Dilhaire, Stefan
Courjaud, Antoine
OPTICS LETTERS, 2016, 41 (05) : 898 - 900
[7] FOR CIRCUIT AND TIMING SIMULATORS, GREATER SPEED AND ACCURACY MEET THE CHALLENGE OF DENSER CHIPS
SCHINDLER, M
ELECTRONIC DESIGN, 1985, 33 (24) : 96 - &
[8] Practical measurement of timing jitter contributed by a clock-and-data recovery circuit
Pease, C
Babic, D
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2005, 52 (01) : 119 - 126
[9] An Efficient Simplified SPAD Timing Jitter Model in Verilog-A for Circuit Simulation
Xu, Linmeng
Chang, Yu
Liu, Liyu
Qiao, Kai
Xu, Zefang
Wang, Jieying
Su, Chang
Liu, Tianye
Yin, Fei
Wang, Xing
ELECTRONICS, 2025, 14 (06):
[10] Timing jitter characterization of a quantum dot SESAM modelocked VECSEL
Wittwer, V. J.
Pallmann, W. P.
Oehler, A. E. H.
Rudin, B.
Golling, M.
Barbarin, Y.
Suedmeyer, T.
Keller, U.
VERTICAL EXTERNAL CAVITY SURFACE EMITTING LASERS (VECSELS), 2011, 7919

← 1 2 3 4 5 →