Dynamic threshold voltage MOSFETs for future low power sub 1V CMOS applications

被引:0
|
作者
Suryagandh, SS [1 ]
Anand, B [1 ]
Desai, MP [1 ]
Rao, VR [1 ]
机构
[1] Indian Inst Technol, Dept Elect Engn, Bombay 400076, Maharashtra, India
关键词
D O I
暂无
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Threshold voltage scaling in deep sub-micron CMOS technologies is often dictated by the allowable off-state leakage currents and power dissipation. A recently proposed novel operation of a MOSFET is discussed in this paper, which is suitable for ultra low voltage operation (0.6 V or below) of ULSI circuits. In this mode of operation (referred to as Dynamic Threshold Voltage MOS, DTMOS), threshold voltage is made a function of gate voltage by tying the gate to the substrate of the MOSFET. Extensive comparisons are made in this work, using detailed device and circuit level simulations, on bulk DTMOS and conventional MOS structures. Our results show substantially higher drive currents and speeds for DTMOS operation, in comparison to the conventional MOSFET circuits, when the supply voltage is scaled below 1 V in the deep submicron technologies.
引用
收藏
页码:655 / 658
页数:4
相关论文
共 50 条
  • [11] Strained Silicon Dynamic Threshold Voltage MOSFETs for Low Voltage and Ultra High Speed CMOS circuits
    Gu, Weiying
    Liang, Renrong
    Zhao, Mei
    Xu, Jun
    2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 134 - 137
  • [12] A new CMOS charge pump for low-voltage (1V) high-speed PLL applications
    Baki, RA
    El-Gamal, MN
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I: ANALOG CIRCUITS AND SIGNAL PROCESSING, 2003, : 657 - 660
  • [13] 1V 10 GHz CMOS frequency divider with low power consumption
    Yu, XP
    Do, MA
    Ma, JG
    Yeo, KS
    Wu, R
    Yan, GQ
    ELECTRONICS LETTERS, 2004, 40 (08) : 467 - 469
  • [14] A sub 1V CMOS bandgap reference with two diodes
    Choi, Hyung-Jin
    Cho, Jeong
    Kim, Soo-Won
    2016 7TH INTERNATIONAL CONFERENCE ON MECHANICAL, INDUSTRIAL, AND MANUFACTURING TECHNOLOGIES (MIMT 2016), 2016, 54
  • [15] Curvature compensated CMOS bandgap with sub 1V supply
    Tom, K
    Alvandpour, A
    DELTA 2006: THIRD IEEE INTERNATIONAL WORKSHOP ON ELECTRONIC DESIGN, TEST AND APPLICATIONS, 2006, : 93 - +
  • [16] III-V MOSFETs for future CMOS transistor applications
    Passlack, M.
    Droopad, R.
    Thayne, I.
    Asenov, A.
    SOLID STATE TECHNOLOGY, 2008, 51 (12) : 26 - +
  • [17] A Low Voltage CMOS Over-Temperature Protection Circuit with MOSFETs Working in the Sub-Threshold Region
    Wang Bangji
    Feng Quanyuan
    Zhuang Shengxian
    2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2016, : 1369 - 1371
  • [18] A Nano power Voltage Reference Generator Using of Sub threshold MOSFETs
    Kushwaha, Dinesh
    Mishra, D. K.
    2017 IEEE INTERNATIONAL CONFERENCE ON INFORMATION, COMMUNICATION, INSTRUMENTATION AND CONTROL (ICICIC), 2017,
  • [19] A 0.25 mu m gate length CMOS technology for 1V low power applications - Device design and power/performance considerations
    Nandakumar, M
    Chatterjee, A
    Stacey, G
    Chen, IC
    1996 SYMPOSIUM ON VLSI TECHNOLOGY: DIGEST OF TECHNICAL PAPERS, 1996, : 68 - 69
  • [20] A low power CMOS voltage reference circuit with subthreshold MOSFETs
    Ramasamy, S.
    Venkataramani, B.
    Meenatchisundaram, P.
    ICED: 2008 INTERNATIONAL CONFERENCE ON ELECTRONIC DESIGN, VOLS 1 AND 2, 2008, : 512 - 517