System specification and verification using high level concepts - A tool demonstration

被引:0
|
作者
Stehno, C [1 ]
机构
[1] Univ Oldenburg, Fachbereich Biol, Parallel Syst Grp, D-26111 Oldenburg, Germany
来源
关键词
D O I
暂无
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
This paper describes a sample modelling and verification session using SDL and SPIN modelchecker via the PEP tool(1). We will focus on the tight integration of all involved tools allowing the user to stay within his known environment of SDL specifications. Thus the user need not know about the underlying Petri net or the Promela language even while formulating the properties to be checked.
引用
收藏
页码:246 / 249
页数:4
相关论文
共 50 条
  • [21] Modeling and Verification of Control System Specification for Railway Level Crossings Based on Formal Method
    Wang K.
    Wang Z.
    Xinan Jiaotong Daxue Xuebao/Journal of Southwest Jiaotong University, 2019, 54 (03): : 573 - 578and603
  • [22] SoC Level Verification using System Verilog
    Mulani, Purvi D.
    2009 SECOND INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN ENGINEERING AND TECHNOLOGY (ICETET 2009), 2009, : 673 - 675
  • [23] Spatial Relations Using High Level Concepts
    Corcoran, Padraig
    Mooney, Peter
    Bertolotto, Michela
    ISPRS INTERNATIONAL JOURNAL OF GEO-INFORMATION, 2012, 1 (03): : 333 - 350
  • [25] High level specification and control of communication gestures: the GESSYCA system
    Lebourque, T
    Gibet, S
    COMPUTER ANIMATION 1999, PROCEEDINGS, 1999, : 24 - 35
  • [26] SPECIFICATION AND VERIFICATION USING DEPENDENT TYPES
    HANNA, FK
    DAECHE, N
    LONGLEY, M
    IEEE TRANSACTIONS ON SOFTWARE ENGINEERING, 1990, 16 (09) : 949 - 964
  • [27] USERS TURN TO GRAPHICS FOR HIGH-LEVEL SYSTEM SPECIFICATION
    TUCK, B
    COMPUTER DESIGN, 1993, 32 (03): : 40 - &
  • [28] A co-verification tool for a high level language compiler for FPGAs
    Ross, Charles
    Boehm, Wim
    FCCM 2006: 14TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2006, : 317 - 318
  • [29] Extensions of Open Core Protocol and their High Level Verification using System Verilog and UVM
    Rani, Gopika
    Pamarthy, Alekhya
    Prakash, M. Durga
    Yadlapati, Avinash
    PROCEEDINGS OF THE 2017 INTERNATIONAL CONFERENCE ON INVENTIVE COMMUNICATION AND COMPUTATIONAL TECHNOLOGIES (ICICCT), 2017, : 475 - 477
  • [30] HieroMate: A Graphical Tool for Specification and Verification of Hierarchical Hybrid Automata
    Mohammed, Ammar
    Schwarz, Christian
    KI 2009: ADVANCES IN ARTIFICIAL INTELLIGENCE, PROCEEDINGS, 2009, 5803 : 695 - 702