共 50 条
- [21] Modeling and Verification of Control System Specification for Railway Level Crossings Based on Formal Method Xinan Jiaotong Daxue Xuebao/Journal of Southwest Jiaotong University, 2019, 54 (03): : 573 - 578and603
- [22] SoC Level Verification using System Verilog 2009 SECOND INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN ENGINEERING AND TECHNOLOGY (ICETET 2009), 2009, : 673 - 675
- [23] Spatial Relations Using High Level Concepts ISPRS INTERNATIONAL JOURNAL OF GEO-INFORMATION, 2012, 1 (03): : 333 - 350
- [25] High level specification and control of communication gestures: the GESSYCA system COMPUTER ANIMATION 1999, PROCEEDINGS, 1999, : 24 - 35
- [27] USERS TURN TO GRAPHICS FOR HIGH-LEVEL SYSTEM SPECIFICATION COMPUTER DESIGN, 1993, 32 (03): : 40 - &
- [28] A co-verification tool for a high level language compiler for FPGAs FCCM 2006: 14TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2006, : 317 - 318
- [29] Extensions of Open Core Protocol and their High Level Verification using System Verilog and UVM PROCEEDINGS OF THE 2017 INTERNATIONAL CONFERENCE ON INVENTIVE COMMUNICATION AND COMPUTATIONAL TECHNOLOGIES (ICICCT), 2017, : 475 - 477
- [30] HieroMate: A Graphical Tool for Specification and Verification of Hierarchical Hybrid Automata KI 2009: ADVANCES IN ARTIFICIAL INTELLIGENCE, PROCEEDINGS, 2009, 5803 : 695 - 702