Configuring an Embedded Neuromorphic coprocessor using a RISC-V chip for enabling edge computing applications

被引:3
|
作者
Forno, Evelina [1 ]
Spitale, Andrea [1 ]
Macii, Enrico [1 ]
Urgese, Gianvito [1 ]
机构
[1] Politecn Torino, I-10138 Turin, TO, Italy
关键词
D O I
10.1109/MCSoC51149.2021.00055
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Neuromorphic hardware shows promising potential for employment in edge computing applications, as it can provide real-time and low-power elaboration of complex data directly on edge using computational paradigm based on Spiking Neural Networks (SNNs). However, such systems cannot be deployed as edge devices by themselves, as they require an external host for configuration and data input management. In this paper, we present a chip-level integrated system performing on-edge configuration of a neuromorphic platform. The proposed solution makes use of two existing open-source platforms: the low-power RISC-V processor Rocket Chip and the digital SNN processor ODIN. We built the two systems into a single SoC using the Chipyard framework, and connected them by designing a communication interface using ODIN's SPI and AER input/output ports. We validated the system by RTL simulation of a synfire chain running on ODIN, where Rocket Chip sets up configuration of the network, triggers the first spike, then collects the simulation results. The synthesized design utilizes a modest amount of resources on a PYNQ-Z2 board: 16% of LUT slices, 11% of Block RAMs and 8 pins, leaving plenty of room to integrate other peripherals or systems. The present work represents a first step towards seamless integration of neuromorphic technologies with state-of-the-art processors, improving on the ease of use of neuromorphic devices and leading the way into widespread use of SNN coprocessors in edge computing applications.
引用
收藏
页码:328 / 332
页数:5
相关论文
共 26 条
  • [1] Al Acceleration with RISC-V for Edge Computing
    Yang, Chia-Hsiang
    2020 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2020,
  • [2] Vitruvius plus : An Area-Efficient RISC-V Decoupled Vector Coprocessor for High Performance Computing Applications
    Minervini, Francesco
    Palomar, Oscar
    Unsal, Osman
    Reggiani, Enrico
    Quiroga, Josue
    Marimon, Joan
    Rojas, Carlos
    Figueras, Roger
    Ruiz, Abraham
    Gonzalez, Alberto
    Mendoza, Jonnatan
    Vargas, Ivan
    Hernandez, Cesar
    Cabre, Joan
    Khoirunisya, Lina
    Bouhali, Mustapha
    Pavon, Julian
    Moll, Francesc
    Olivieri, Mauro
    Kovac, Mario
    Kovac, Mate
    Dragic, Leon
    Valero, Mateo
    Cristal, Adrian
    ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2023, 20 (02)
  • [3] Towards dependable RISC-V cores for edge computing devices
    Nikiema, Pegdwende Romaric
    Palumbo, Alessandro
    Aasma, Allan
    Cassano, Luca
    Kritikakou, Angeliki
    Kulmala, Ari
    Lukkarila, Jari
    Ottavi, Marco
    Psiakis, Rafail
    Traiola, Marcello
    2023 IEEE 29TH INTERNATIONAL SYMPOSIUM ON ON-LINE TESTING AND ROBUST SYSTEM DESIGN, IOLTS, 2023,
  • [4] On the Containerization and Orchestration of RISC-V architectures for Edge-Cloud computing
    Lumpp, Francesco
    Barchi, Francesco
    Acquaviva, Andrea
    Bombieri, Nicola
    PROCEEDINGS OF 3RD ECLIPSE SECURITY, AI, ARCHITECTURE AND MODELLING CONFERENCE ON CLOUD TO EDGE CONTINUUM, ESAAM 2023, 2023, : 21 - 28
  • [5] A Portable DSP Coprocessor Design Using RISC-V Packed-SIMD Instructions
    Li, Kai
    Yin, Wei
    Liu, Qiang
    2023 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS, 2023,
  • [6] Using Embedded Xinu to Teach Operating Systems on Baremetal RISC-V
    Gebhard, Alexander
    Forden, Jack
    Laufenberg, Oliver
    Brylow, Dennis
    PROCEEDINGS OF THE 55TH ACM TECHNICAL SYMPOSIUM ON COMPUTER SCIENCE EDUCATION, SIGCSE 2024, VOL. 1, 2024, : 380 - 386
  • [7] Evaluating Trusted Firmware Remote Attestation on ARM and RISC-V Edge Computing Prototypes
    Tsampiras, Konstantinos
    Liontos, Anastasios
    Tenentes, Vasileios
    2024 13TH INTERNATIONAL CONFERENCE ON MODERN CIRCUITS AND SYSTEMS TECHNOLOGIES, MOCAST 2024, 2024,
  • [8] Hardening a RISC-V Softcore for Embedded Aerospace Applications in SRAM-based FPGA
    Aguilar, Eduardo Maranon
    Benevenuti, Fabio
    Kastensmidt, Fernanda Lima
    2024 37TH SBC/SBMICRO/IEEE SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, SBCCI 2024, 2024, : 135 - 139
  • [9] Frontiers in Edge AI with RISC-V: Hyperdimensional Computing vs. Quantized Neural Networks
    Genssler, Paul R.
    Wasif, Sandy A.
    Wael, Miran
    Novkin, Rodion
    Amrouch, Hussam
    2024 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, DATE, 2024,
  • [10] A RISC-V System-on-Chip with Embedded Adaptive Power-Performance-Fault-Tolerance Hardware
    de Boissac, Capucine Lecat-Mathieu
    Abouzeid, Fady
    Daveau, Jean-Marc
    Bertin, Valerie
    De-Paoli, Serge
    Thomet, Sebastien
    Malherbe, Victor
    Roche, Philippe
    Autran, Jean-Luc
    2022 22ND EUROPEAN CONFERENCE ON RADIATION AND ITS EFFECTS ON COMPONENTS AND SYSTEMS, RADECS, 2022, : 273 - 276