Bit and word-level common subexpression elimination for the synthesis of linear computations

被引:0
|
作者
Matsuura, A [1 ]
Nagoya, A [1 ]
机构
[1] NTT, Commun Sci Labs, Kyoto 6190237, Japan
关键词
high-level synthesis; common subexpression elimination; linear transforms; matrix decomposition;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, we propose a transformation technique for the multiplications of one variable with multiple constants, which are frequently seen in the various applications of signal processing, image processing, and so forth. The method is based on the exploration of common subexpressions among constants and reduces the number of shifts, additions, and subtractions to implement linear computations with hardware. Our method searches for regularity among elements of a linear transform using matrix decomposition and generates a reduced data-flow graph which preserves the full regularity. We show experimental results obtained using Discrete Cosine Transform (DCT) and Fast Fourier Transform (FFT) and illustrate the effectiveness of the method.
引用
收藏
页码:455 / 461
页数:7
相关论文
共 37 条
  • [1] Common subexpression elimination involving multiple variables for linear DSP synthesis
    Hosangadi, A
    Fallah, F
    Kastner, R
    15TH IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, PROCEEDINGS, 2004, : 202 - 212
  • [2] Abstraction of word-level linear arithmetic functions from bit-level component descriptions
    Dasgupta, P
    Chakrabarti, PP
    Nandi, A
    Krishna, S
    DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, 2001, : 4 - 8
  • [3] A Bit-Vector Solver with Word-Level Propagation
    Wang, Wenxi
    Sondergaard, Harald
    Stuckey, Peter J.
    INTEGRATION OF AI AND OR TECHNIQUES IN CONSTRAINT PROGRAMMING, CPAIOR 2016, 2016, 9676 : 374 - 391
  • [4] Word Rev: Finding Word-Level Structures in a Sea of Bit-Level Gates
    Li, Wenchao
    Gascon, Adria
    Subramanyan, Pramod
    Tan, Wei Yang
    Tiwari, Ashish
    Malik, Sharad
    Shankar, Natarajan
    Seshia, Sanjit A.
    2013 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE-ORIENTED SECURITY AND TRUST (HOST), 2013, : 67 - 74
  • [5] On the representational power of bit-level and word-level decision diagrams
    Becker, B
    Drechsler, R
    Enders, R
    PROCEEDINGS OF THE ASP-DAC '97 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1997, 1996, : 461 - 467
  • [6] Bit-level and word-level polynomial expressions for functions in Fibonacci interconnection topologies
    Stankovic, RS
    Stankovic, M
    Astola, J
    Egiazarian, K
    31ST INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 2001, : 305 - 310
  • [7] Modeling Combinational Circuits Using Linear Word-level Structures
    D. V. Popel
    S. N. Yanushkevich
    Automation and Remote Control, 2004, 65 : 1018 - 1032
  • [8] Modeling combinational circuits using linear word-level structures
    Popel, DV
    Yanushkevich, SN
    AUTOMATION AND REMOTE CONTROL, 2004, 65 (06) : 1018 - 1032
  • [9] Wombit: A Portfolio Bit-Vector Solver Using Word-Level Propagation
    Wang, Wenxi
    Sondergaard, Harald
    Stuckey, Peter J.
    JOURNAL OF AUTOMATED REASONING, 2019, 63 (03) : 723 - 762
  • [10] Wombit: A Portfolio Bit-Vector Solver Using Word-Level Propagation
    Wenxi Wang
    Harald Søndergaard
    Peter J. Stuckey
    Journal of Automated Reasoning, 2019, 63 : 723 - 762