Analysis and Mitigation of Single-Event Gate Rupture in VDMOS With Termination Structure

被引:10
|
作者
Chen, Zhuojun [1 ,2 ]
Zhang, Chenchen [1 ,2 ]
Wu, Ming [1 ,2 ]
Wang, Teng [3 ]
Zeng, Yun [1 ,2 ]
Wan, Xin [4 ,5 ]
Jin, Hu [4 ,5 ]
Xu, Jun [4 ]
Tang, Minghua [6 ]
机构
[1] Hunan Univ, Key Lab Micro Nano Optoelect Devices, Minist Educ, Changsha 410082, Peoples R China
[2] Hunan Univ, Sch Phys & Elect, Hunan Prov Key Lab Lowdimens Struct Phys & Device, Changsha 410082, Peoples R China
[3] Shanghai Inst Space Power Sources, Shanghai 201100, Peoples R China
[4] Tsinghua Univ, Ctr High Reliabil Power Semicond, Yangtze Delta Reg Inst, Hangzhou 314000, Zhejiang, Peoples R China
[5] Aurorachip Co Ltd, Hangzhou 314000, Zhejiang, Peoples R China
[6] Xiangtan Univ, Sch Mat Sci & Engn, Xiangtan 411105, Peoples R China
基金
中国国家自然科学基金;
关键词
Logic gates; Ions; Electric fields; Electric breakdown; Voltage measurement; Transistors; Silicon; Electric field; heavy ion; radiation hardness; single-event gate rupture (SEGR); vertical double-diffused MOSFET (VDMOS); SIC POWER MOSFETS; ION ENERGY; SEGR; IMPACT;
D O I
10.1109/TNS.2021.3077244
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
During heavy-ion experiments, the single-event gate rupture (SEGR) effects can still be observed in the vertical double-diffused power MOSFET (VDMOS) with radiation-hardened cells. Fault analysis demonstrates that the hot spots locate at the termination of the VDMOS. Then, several mitigation solutions for termination structure are discussed comprehensively by means of TCAD simulations. Finally, a combined hardness method with horizontally extending P+ region and adding floating N+ region is proposed. It is effective to reduce the electric field of gate oxide to below the calculated critical field, without additional masks and process steps.
引用
收藏
页码:1272 / 1278
页数:7
相关论文
共 50 条
  • [41] Layout Technique for Single-Event Transient Mitigation via Pulse Quenching
    Atkinson, Nicholas M.
    Witulski, Arthur F.
    Holman, W. Timothy
    Ahlbin, Jonathan R.
    Bhuva, Bharat L.
    Massengill, Lloyd W.
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2011, 58 (03) : 885 - 890
  • [42] Single-Event Effect Mitigation in Switched-Capacitor Comparator Designs
    Olson, Brian D.
    Holman, W. Timothy
    Massengill, Lloyd W.
    Bhuva, Bharat L.
    Fleming, Patrick R.
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2008, 55 (06) : 3440 - 3446
  • [43] Optimization of SiGe HBT RF Switches for Single-Event Transient Mitigation
    Song, Ickhyun
    Jung, Seungwoo
    Lourenco, Nelson E.
    Raghunathan, Uppili S.
    Fleetwood, Zachary E.
    Cho, Moon-Kyu
    Roche, Nicholas J-H.
    Khachatrian, Ani
    Warner, Jeffrey H.
    Buchner, Stephen P.
    McMorrow, Dale
    Paki, Pauline
    Cressler, John D.
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2015, 62 (06) : 3057 - 3063
  • [44] Single-Event Transient Mitigation in Sub-micron Combinational Circuits
    Haghi, Mahta
    Draper, Jeff
    2011 IEEE 54TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2011,
  • [45] The impact of single event gate rupture in linear devices
    Lum, GK
    O'Donnell, H
    Boruta, N
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2000, 47 (06) : 2373 - 2379
  • [46] Single-Event Upset Mitigation in a Complementary SiGe HBT BiCMOS Technology
    Lourenco, Nelson E.
    Ildefonso, Adrian
    Tzintzarov, George N.
    Fleetwood, Zachary E.
    Motoki, Keisuke
    Paki, Pauline
    Kaynak, Mehmet
    Cressler, John D.
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2018, 65 (01) : 231 - 238
  • [47] An Updated Perspective of Single Event Gate Rupture and Single Event Burnout in Power MOSFETs
    Titus, Jeffrey L.
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2013, 60 (03) : 1912 - 1928
  • [48] Research of Single-Event Burnout in Floating Field Ring Termination of Power MOSFETs
    Yu, Cheng-Hao
    Wang, Ying
    Liu, Jun
    Sun, Ling-Ling
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (07) : 2906 - 2911
  • [49] Analysis of single-event transients in analog circuits
    Adell, P
    Schrimpf, RD
    Barnaby, HJ
    Marec, R
    Chatry, C
    Calvel, P
    Barillot, C
    Mion, O
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2000, 47 (06) : 2616 - 2623
  • [50] Single-event mitigation in combinational logic using targeted data path hardening
    Srinivasan, V
    Sternberg, AL
    Duncan, AR
    Robinson, WH
    Bhuva, BL
    Massengill, LW
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2005, 52 (06) : 2516 - 2523