A Multi-chip SiP Package Design Scheme

被引：0
|
作者：
Cai, Tiantian [1 ]
Xi, Wei [1 ]
Suo, Siliang [1 ]
Jian, Ganyang [1 ]
Yao, Hao [1 ]
Yu, Zhengqiang [2 ]
机构：
[1] CSG, Elect Power Res Inst, Guangzhou 510663, Guangdong, Peoples R China
[2] Beijing Smart Chip Microelect Technol Co Ltd, Beijing Engn Res Ctr High Reliabil IC Power Ind G, Beijing 100192, Peoples R China
来源：
PROCEEDINGS OF 2019 IEEE 8TH JOINT INTERNATIONAL INFORMATION TECHNOLOGY AND ARTIFICIAL INTELLIGENCE CONFERENCE (ITAIC 2019) | 2019年
关键词：
SiP package; Chip stack; Substrate design; SiP simulation;
D O I：
暂无
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
The structure design scheme of two-chip stack, chip and device is adopted in this design, and the main control chip, the safety chip and several kinds of passive components are designed and assembled on the multi-layer substrate by using the SiP package. When the PAD to PAD bonding mode is not suitable, the corresponding PAD of the two chips can be led out to the different fingers of the substrate, and then the method of interconnection of the different finger on the substrate is performed. The design process of SiP package substrate and the items needing attention are described. The rationality of this design is proved by the simulation results of power supply, signal and heat dissipation performance.
引用
收藏
页码：1889 / 1893
页数：5
相关论文
共 50 条
  • [11] PTI Shared Interconnect in Multi-Chip Package Designs
    Garcia, Maria J.
    Vallin, Carlos
    Enriquez, Raul
    Lozoya, Carlos E.
    2018 IEEE SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY, SIGNAL INTEGRITY AND POWER INTEGRITY (EMC, SI & PI), 2018,
  • [12] Optimization of the thermal distribution of multi-chip LED package
    Ben Abdelmlek, K.
    Araoud, Z.
    Charrada, K.
    Zissis, G.
    APPLIED THERMAL ENGINEERING, 2017, 126 : 653 - 660
  • [13] Silicon-based, multi-chip LED package
    Jeung, Won Kyu
    Shin, Sang Hyun
    Hong, Suk Youn
    MoonChoi, Seog
    Yi, Sung
    Yoon, Young Bok
    Kim, Hyun Jun
    Lee, Sung Jun
    Park, Ki Yeol
    57TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2007 PROCEEDINGS, 2007, : 722 - +
  • [14] Multi-chip Plastic Package technology with new substrate
    Zhang, Rongzhen
    Zhu, Yuan
    Liao, Xiaoping
    Gao, Nayan
    2017 18TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2017, : 173 - 176
  • [15] Research On FOPLP Package of multi-chip Power Module
    Jiang, Jing
    Huo, Jia ren
    Song, Guan qiang
    Ye, Huaiyu
    Liu, De Bo
    Zhang, Guoqi
    Wang, Jun Tao Jun
    2020 IEEE 8TH ELECTRONICS SYSTEM-INTEGRATION TECHNOLOGY CONFERENCE (ESTC), 2020,
  • [16] Design and Characterization of Power Delivery System for Multi-Chip Package with Embedded Discrete Capacitors
    Cheng, Hung-Hsiang
    Kuo, Chih-Wen
    Pan, Po-Chih
    Chen, Yi-Hua
    Chen, Kuo-Hua
    Li, Li
    Han, Ken
    Cooper, Glenn
    2011 IEEE 61ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2011, : 2179 - 2184
  • [17] Signaling Analysis of Inter-Chip I/O Package Routing for Multi-Chip Package
    Yong, Khang Choong
    Song, Wil Choon
    Cheah, Bok Eng
    Ain, Mohd Fadzil
    2012 4TH ASIA SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ASQED), 2012, : 243 - 248
  • [18] Crosstalk Study of High Speed On-Package Interconnects for Multi-Chip Package
    Cheah, Bok Eng
    Kong, Jackson
    Yong, Khang Choong
    Lo, Louis
    Yaw, Po Yin
    2014 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (EMC), 2014, : 381 - 385
  • [19] Investigation of the Factors Affecting the Warpage Prediction of Multi-Chip Package
    Rajmane, Pavan
    Dhandapani, Karthikeyan
    Schwarz, Mark
    Syed, Ahmer
    IEEE 71ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2021), 2021, : 1514 - 1520
  • [20] Research on Heat Dissipation of Multi-Chip LED Filament Package
    Tan, Lipeng
    Liu, Peisheng
    She, Chenhui
    Xu, Pengpeng
    Yan, Lei
    Quan, Hui
    MICROMACHINES, 2022, 13 (01)
12345