Embedded software development in a system-level design flow

被引:0
|
作者
Schirner, Gunar [1 ]
Sachdeva, Gautam [1 ]
Gerstlauer, Andreas [1 ]
Domer, Rainer [1 ]
机构
[1] Univ Calif Irvine, Ctr Embedded Comp Syst, Irvine, CA 92717 USA
关键词
embedded software development; system level design; TLM;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
System level design is considered a major approach to tackle the complexity of modern System-on-Chip designs. Embedded software within SoCs is gaining importance as it addresses the increasing need for flexible and feature-rich solutions. Therefore, integrating software design and co-simulation into a, system level design flow is highly desirable. In this article, we present the software perspective within our system-level design flow. We address three major aspects: (1) modeling of a processor (from abstract to ISS-based), (2) porting of an RTOS, and (3) the embedded software generation including RTOS targeting. We describe these aspects based on a case study for the ARM7TDMI processor. We show processor models including a cycle-accurate ISS-based model (using SWARM), which executes the RTOS MicroC/OS-II. We demonstrate our flow with an automotive application of anti-lock breaks using one ECU and CAN-connected sensors. Our experimental results show that automatic SW generation is achievable and that SW designers can utilize the system level benefits. This allows the designer to develop applications more efficiently at the abstract system level.
引用
收藏
页码:289 / +
页数:3
相关论文
共 50 条
  • [21] Challenges in system-level design
    Wolf, W
    FORMAL METHODS IN COMPUTER-AIDED DESIGN, 2004, 3312 : 1 - 5
  • [22] Challenges in system-level design
    Wolf, W
    FORMAL METHODS IN COMPUTER-AIDED DESIGN, PROCEEDINGS, 2004, 3312 : 1 - 5
  • [23] No wait for system-level design
    IET Electron. Syst. Softw., 2006, 6 (02):
  • [24] A flexible hierarchical approach for controlling the system-level design complexity of embedded systems
    Klaus S.
    Lecture Notes in Electrical Engineering, 2010, 78 : 25 - 42
  • [25] A system-level approach for embedded memory robustness
    Mariani, R
    Boschi, G
    SOLID-STATE ELECTRONICS, 2005, 49 (11) : 1791 - 1798
  • [26] System-level modeling of DSP and embedded processors
    Zivojnovic, V
    Schlager, C
    Fitzner, J
    CONFERENCE RECORD OF THE THIRTY-SECOND ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2, 1998, : 1730 - 1734
  • [27] Embedded software generation from system level design languages
    Yu, HB
    Dömer, R
    Gajski, D
    ASP-DAC 2004: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2004, : 463 - 468
  • [28] Dive into system-level hardware/software codesign
    Park, D
    Subramanian, R
    ELECTRONIC DESIGN, 1998, 46 (15) : 96 - 98
  • [29] Application of a system-level HW/SW co-design methodology to an industrial embedded system
    Galassi, Alberto
    Pomante, Luigi
    Nardocci, Vitaliano
    2024 13TH MEDITERRANEAN CONFERENCE ON EMBEDDED COMPUTING, MECO 2024, 2024, : 64 - 70
  • [30] Application of system-level design flow to CWUSB MAC architecture enhancement
    Kim, Hyun Suk
    Lee, Junseo
    Oh, Seunghwan
    Park, Jaehyun
    Cho, Sunggoo
    Jeong, Gibong
    Kim, Yongseok
    Hiroshi, Myauchi
    Jeong, Bubcheol
    2008 IEEE RADIO AND WIRELESS SYMPOSIUM, VOLS 1 AND 2, 2008, : 247 - 250