Prevention of active area shrinkage using polysilicon stepped shallow trench isolation technology

被引:0
|
作者
Lee, CH [1 ]
Lee, HJ [1 ]
机构
[1] Wonkwang Univ, Div Elect & Elect Engn, Iksan 570749, South Korea
关键词
D O I
10.1049/el:20030336
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Polysilicon stepped shallow trench isolation (PS-STI) using an Si3N4/Poly-Si/SiO2 stacked mask is proposed for 0.14 mum and beyond. The PS-STI profile has a poly-Si step length and a protrusion in the trench sidewall after PS-STI etching. The poly-Si is oxidised to form a thin liner oxide, and then a small bird's beak is grown. With this step, the penetration of the small bird's beak into the active area is prevented, increasing the active area and giving better process margins. Because of the increased active area due to the step length oxidation. the reduced contact resistance results in an increased drain current.
引用
收藏
页码:569 / 570
页数:2
相关论文
共 50 条
  • [1] Polysilicon stepped shallow trench isolation technology for 0.14 μm and beyond
    Lee, CH
    Kim, SJ
    Jang, J
    JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 2002, 41 (05) : 805 - 808
  • [2] Sphere defects prevention on Shallow Trench Isolation etch
    Meng, LTD
    Swee, GI
    Bonar, J
    Wei, LY
    Han, H
    Jin, KH
    Wei, PC
    ISSM 2005: IEEE International Symposium on Semiconductor Manufacturing, Conference Proceedings, 2005, : 476 - 478
  • [3] Active corner engineering in the process integration for shallow trench isolation
    Balasubramanian, N
    Johnson, E
    Peidous, IV
    Ming, S
    Sundaresan, R
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2000, 18 (02): : 700 - 705
  • [4] A novel T-shaped shallow trench isolation technology
    Hong, S.H. (shhong48@samsung.co.kr), 1600, Japan Society of Applied Physics (40):
  • [5] A novel shallow trench isolation with mini-spacer technology
    Yeh, WK
    Lin, T
    Chen, CM
    Chou, JW
    Sun, SW
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1999, 38 (4B): : 2300 - 2305
  • [6] A novel T-shaped shallow trench isolation technology
    Hong, SH
    Ahn, DH
    Park, MH
    Kang, HK
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 2001, 40 (4B): : 2616 - 2620
  • [7] A novel 0.25 mu m shallow trench isolation technology
    Chen, C
    Chou, JW
    Lur, W
    Sun, SW
    IEDM - INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST 1996, 1996, : 837 - 840
  • [8] Flash EEPROM cells using shallow trench isolation
    Guillaumot, B
    SIXTH BIENNIAL IEEE INTERNATIONAL NONVOLATILE MEMORY TECHNOLOGY CONFERENCE, 1996, : 74 - 75
  • [9] Bipolar process integration for a 0.25μm BiCMOS SRAM technology using shallow trench isolation
    Tian, H
    Perera, A
    Subramanian, C
    Pham, D
    Damiano, J
    Scott, J
    McNelly, T
    Zaman, R
    Hayden, J
    PROCEEDINGS OF THE 1997 BIPOLAR/BICMOS CIRCUITS AND TECHNOLOGY MEETING, 1997, : 76 - 79
  • [10] Manufacturing optimization of shallow trench isolation for advanced CMOS logic technology
    Speranza, T
    Wu, YT
    Fisch, E
    Slinkman, J
    Wong, J
    Beyer, K
    2001 IEEE/SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE, 2001, : 59 - 63