Fast voltage regulator for multilevel flash memories

被引:4
|
作者
Khouri, O [1 ]
Micheloni, R [1 ]
Gregori, S [1 ]
Torelli, G [1 ]
机构
[1] Univ Pavia, Dept Elect, I-27100 Pavia, Italy
关键词
D O I
10.1109/MTDT.2000.868613
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents a very fast recovery voltage regulator for large capacitive loads in multilevel (ML) Flash memories. A suitable low-power structure limits positive output overshoots during transients, thereby allowing the basic regulation loop to be designed for very high recovery speed. The circuit is therefore able to quickly restore the output voltage to its regulated value when a previously discharged capacitance is connected to its output. Typical applications include read,word-line and program bit-line voltage regulators for ML, Flash memories, where accurate and quickly regulated voltages are vital for optimal read and program operations. Computer simulations for a 0.18 mum 2 bit/cell 64 nib Flash memory are shown.
引用
收藏
页码:34 / 38
页数:5
相关论文
共 50 条
  • [41] A multipage cell architecture for high-speed programming multilevel NAND flash memories
    Takeuchi, K
    Tanaka, T
    Tanzawa, T
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (08) : 1228 - 1238
  • [42] Performance of Multilevel Flash Memories With Different Binary Labelings: A Multi-User Perspective
    Huang, Pengfei
    Siegel, Paul H.
    Yaakobi, Eitan
    IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 2016, 34 (09) : 2336 - 2353
  • [43] Design of on-chip error correction systems for multilevel NOR and NAND flash memories
    Sun, F.
    Devarajan, S.
    Rose, K.
    Zhang, T.
    IET CIRCUITS DEVICES & SYSTEMS, 2007, 1 (03) : 241 - 249
  • [44] A high-speed current-mode multilevel identifying circuit for flash memories
    Lin, HC
    Liang, F
    IEICE TRANSACTIONS ON ELECTRONICS, 2003, E86C (02): : 229 - 235
  • [45] High-speed low-power sense comparator for multilevel flash memories
    Pierin, A
    Gregori, S
    Khouri, O
    Micheloni, R
    Torelli, G
    ICECS 2000: 7TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS & SYSTEMS, VOLS I AND II, 2000, : 759 - 762
  • [46] Negative Voltage Generator and Current DAC Based Regulator For Flash Memory
    Tyagi, Vivek
    Kalla, Shivam
    Rana, Vikas
    2021 34TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2021 20TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID & ES 2021), 2021, : 17 - 22
  • [47] Reliability of HTO based high-voltage gate stacks for flash memories
    Raskin, Yosef
    Salameh, Asaad
    Betel, David
    Roizin, Yakov
    MICROELECTRONICS RELIABILITY, 2007, 47 (4-5) : 615 - 618
  • [48] Threshold voltage spread in flash memories under a constant ΔQ erasing scheme
    Chimenton, A
    Pellati, P
    Olivo, P
    MICROELECTRONIC ENGINEERING, 2001, 59 (1-4) : 197 - 201
  • [49] The effect of hydrogen on programmed threshold-voltage distribution in NAND flash memories
    Chiu, Yung-Yueh
    Lin, Cheng-Han
    Yang, Jhih-Siang
    Yang, Bo-Jun
    Aoki, Minoru
    Takeshita, Toshiaki
    Yano, Masaru
    Shirota, Riichiro
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2019, 58 (08)
  • [50] High voltage generator using a heap-pump circuit for low voltage embedded FLASH memories
    Kim, JS
    Kim, S
    JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 2002, 41 (04) : 468 - 470