Warpage hysteresis estimation of an electronic package during a thermal cycle

被引:0
|
作者
Ikeda, Toru [1 ]
Ozaki, Akiko [1 ]
Hatao, Takuya [2 ]
Miyazaki, Noriyuki [3 ]
机构
[1] Kagoshima Univ, Dept Mech Engn, Kagoshima 890, Japan
[2] Sumitomo Bakelite Co Ltd, Utsunomiya, Tochigi, Japan
[3] Kyoto Univ, Kyoto, Japan
关键词
CURE;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The mechanical reliability of electronic packages is one of the critical problems in the reliability of electronic products in general. Estimating the warpage of an electronic package is useful for increasing its mechanical reliability. The warpage of an electronic package often shows a hysteresis curve during a thermal cycle. However, this hysteresis is difficult to simulate. We measured the master curves of the relaxation modulus using a Dynamic Mechanical Analyzer (DMA) before and after the first heating. Measured equilibrium elastic modulus after heating was two times higher than before heating. Curing rate of the resin before heating was already more than 99%. Change of elastic modulus in the range over 99% curing rate was much stronger than expected according to the conventional theory of rheology. We then analyzed the warpage of the specimen considering the change in the master curve of the relaxation modulus of the underfill resin. The hysteresis of the warpage of the bonded specimen was successfully predicted using the proposed method. In this study, we extended this method to a package on package (PoP). The PoP package also showed temperature hysteresis of the warpage. We considered the same viscoelastic material properties for the underfill resin. We also took the multi layered print circuit board and the viscoelastic material properties of solder resist into account. Simulated [GRAPHICS] thermal hysteresis of the warpage of a PoP successfully correspondedwith the measured warpage.
引用
收藏
页数:8
相关论文
共 50 条
  • [31] Warpage Measurement and Simulation of Flip-Chip PBGA Package under Thermal Loading
    Tsai, M. V.
    Chang, H. Y.
    2008 EMAP CONFERENCE PROCEEDINGS, 2008, : 145 - 148
  • [32] Development of a Compact Thermal Model for Electronic Package
    Hadeed, A.
    Mohammadi, F. A.
    2014 IEEE 27TH CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (CCECE), 2014,
  • [33] Electronic PCB and Package Thermal Stress Analysis
    Refai-Ahmed, G.
    Shi, H.
    Bhartiya, Y.
    Pawlak, T.
    Keshavamurthy, M.
    Boots, B.
    Shah, S.
    Ostergaard, D.
    Pytel, S. G.
    2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2016, : 1402 - 1408
  • [34] Performance estimation of adsorption cooling cycle with sorption hysteresis
    Wu, Jun W.
    Chen, Ley
    Hu, Eric J.
    APPLIED THERMAL ENGINEERING, 2016, 105 : 159 - 162
  • [35] Comprehensive Study in Mold Compound, Thermal Residual Stress, Package & Leadframe Geometry Influence towards Convex Cavity Package Warpage
    Ng, S. P.
    Wang, H. T.
    Goo, F. T.
    2014 IEEE 36TH INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY CONFERENCE (IEMT), 2015,
  • [36] Warpage Improvement for Die Thinning using Thermal Flattening Technique for high Die-to-Package Area Ratio on FCBGA Package
    Azlan, M. Z.
    Koh, Y. X.
    Mohan, S. Chandra
    Chor, T. H.
    Loh, S. C.
    2024 IEEE INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS, IPFA 2024, 2024,
  • [37] Prediction of thermal deformation of multi-layered substrate, and its application to warpage analysis of package
    Matsuda K.
    Ikeda T.
    Miyazaki N.
    Nihon Kikai Gakkai Ronbunshu, A Hen/Transactions of the Japan Society of Mechanical Engineers, Part A, 2010, 76 (762): : 127 - 135
  • [38] Warpage Behavior and Life Prediction of a Chip-on-Flex Package Under a Thermal Cycling Condition
    Jang, Jae-Won
    Suk, Kyoung-Lim
    Park, Jin-Hyoung
    Paik, Kyung-Wook
    Lee, Soon-Bok
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2014, 4 (07): : 1144 - 1151
  • [39] Study on the warpage and thermal stress in wire bonding and C4 stacked chip package
    Gong Yu-bing
    Cen Chuan-sheng
    2012 13TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP 2012), 2012, : 719 - 723
  • [40] Theoretical and Experimental Investigation of Warpage Evolution of Flip Chip Package on Packaging during Fabrication
    Cheng, Hsien-Chie
    Tai, Ling-Ching
    Liu, Yan-Cheng
    MATERIALS, 2021, 14 (17)