共 50 条
- [31] OPTOELECTRONIC BUTTERFLY INTERCONNECTION ARCHITECTURE OF MODIFIED SIGNED-DIGIT ARITHMETIC SYSTEMS - FULLY PARALLEL ADDER AND SUBTRACTER APPLIED OPTICS, 1994, 33 (29): : 6755 - 6761
- [32] Comparison of a Binary Signed-Digit Adder with Conventional Binary Adder Circuits on Layout Level ARCHITECTURE OF COMPUTING SYSTEMS, ARCS 2024, 2024, 14842 : 237 - 249
- [33] Incorporating area-time flexibility to a Binary Signed-Digit adder APCCAS 2002: ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, VOL 1, PROCEEDINGS, 2002, : 485 - 489
- [35] OPTICAL-PROCESSING BASED ON CONDITIONAL HIGHER-ORDER TRINARY MODIFIED SIGNED-DIGIT SYMBOLIC SUBSTITUTION APPLIED OPTICS, 1992, 31 (26): : 5614 - 5621
- [37] Compact signed-digit adder using multiple-valued logic SEVENTEENTH CONFERENCE ON ADVANCED RESEARCH IN VLSI, PROCEEDINGS, 1997, : 96 - 113
- [38] Design and synthesis of a carry-free signed-digit decimal adder 2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 1089 - 1092
- [39] One-step trinary signed-digit arithmetic using an efficient encoding scheme PHOTONIC DEVICES AND ALGORITHMS FOR COMPUTING II, 2000, 4114 : 201 - 208