Efficient FPGA Floorplanning for Partial Reconfiguration-Based Applications

被引：4
|
作者：
Deak, Norbert [1 ]
Cret, Octavian [2 ]
Hedesiu, Horia [3 ]
机构：
[1] Natl Instruments, Cluj Napoca Branch, Cluj Napoca, Romania
[2] Tech Univ Cluj Napoca, Dept Comp Sci, Cluj Napoca, Romania
[3] Tech Univ Cluj Napoca, Dept Elect Machines, Cluj Napoca, Romania
来源：
2019 27TH IEEE ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM) | 2019年
关键词：
D O I：
10.1109/FCCM.2019.00050
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper introduces an efficient automatic floorplanning algorithm, which takes into account the heterogeneous architectures of modern FPGA families, as well as partial reconfiguration (PR) constraints, introducing the aspect ratio (AR) constraint to optimize routing. The algorithm generates possible placements of the partial modules, and then applies a recursive pseudo-bipartitioning heuristic search to find the best floorplan. The experiments show that its performance is significantly better than the one of other algorithms in this field.
引用
收藏
页码：309 / 309
页数：1
相关论文
共 50 条
  • [41] Network Topology Reconfiguration-Based Blind Equalization over Sensor Network
    Sulin, Chi
    Tetsuya, Shimamura
    SENSORS, 2024, 24 (14)
  • [42] A Design Flow for FPGA Partial Dynamic Reconfiguration
    Xie Di
    Shi Fazhuang
    Deng Zhantao
    He Wei
    PROCEEDINGS OF THE 2012 SECOND INTERNATIONAL CONFERENCE ON INSTRUMENTATION & MEASUREMENT, COMPUTER, COMMUNICATION AND CONTROL (IMCCC 2012), 2012, : 119 - 123
  • [43] FPGA PARTIAL RECONFIGURATION VIA CONFIGURATION SCRUBBING
    Heiner, Jonathan
    Sellers, Benjamin
    Wirthlin, Michael
    Kalb, Jeff
    FPL: 2009 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, 2009, : 99 - +
  • [44] Petri Net Dynamic Partial Reconfiguration in FPGA
    Bukowiec, Arkadiusz
    Doligalski, Michal
    COMPUTER AIDED SYSTEMS THEORY, PT 1, 2013, 8111 : 436 - 443
  • [45] Heterogeneous FPGA floorplanning based on instance augmentation
    Liu, R
    Dong, SQ
    Hong, XL
    PROCEEDINGS OF THE 8TH JOINT CONFERENCE ON INFORMATION SCIENCES, VOLS 1-3, 2005, : 245 - 248
  • [46] An efficient FPGA-based dynamic partial reconfiguration design flow and environment for image and signal processing IP cores
    Krill, B.
    Ahmad, A.
    Amira, A.
    Rabah, H.
    SIGNAL PROCESSING-IMAGE COMMUNICATION, 2010, 25 (05) : 377 - 387
  • [47] A FPGA partial reconfiguration design approach for cognitive radio based on NoC architecture
    Delorme, Julien
    Martin, Jerome
    Nafkha, Amor
    Moy, Christophe
    Clermidy, Fabien
    Leray, Pierre
    Palicot, Jacques
    2008 JOINT IEEE NORTH-EAST WORKSHOP ON CIRCUITS AND SYSTEMS AND TAISA CONFERENCE, 2008, : 353 - +
  • [48] A Fault Tolerant Approach for FPGA Embedded Processors Based on Runtime Partial Reconfiguration
    Alexandros Vavousis
    Andreas Apostolakis
    Mihalis Psarakis
    Journal of Electronic Testing, 2013, 29 : 805 - 823
  • [49] A Heterogeneous Modules Interconnection Architecture For FPGA-Based Partial Dynamic Reconfiguration
    He, Miao
    Cui, Yanzhe
    Mahoor, Mohammad H.
    Voyles, Richard M.
    2012 7TH INTERNATIONAL WORKSHOP ON RECONFIGURABLE AND COMMUNICATION-CENTRIC SYSTEMS-ON-CHIP (RECOSOC), 2012,
  • [50] A Fault Tolerant Approach for FPGA Embedded Processors Based on Runtime Partial Reconfiguration
    Vavousis, Alexandros
    Apostolakis, Andreas
    Psarakis, Mihalis
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2013, 29 (06): : 805 - 823
12345