Study of internal behavior in a vertical DMOS transistor under short high current stress by an interferometric mapping method

被引：2
|
作者：
Blaho, M
Pogany, D
Gornik, E
Denison, M
Groos, G
Stecher, M
机构：
[1] Vienna Univ Technol, Inst Solid State Elect, A-1040 Vienna, Austria
[2] Infineon Technol, D-81617 Munich, Germany
来源：
MICROELECTRONICS RELIABILITY | 2003年 / 43卷 / 04期
关键词：
D O I：
10.1016/S0026-2714(03)00021-0
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Current distribution in vertical double-diffused MOS (DMOS) transistors of a Smart Power Technology are investigated under high current, short duration operation conditions by means of a backside laser interferometric thermal mapping technique. DMOS devices of different areas are studied under pulsed gate forward operation mode and under electrostatic discharge (ESD)-like stress with floating and grounded gate. The internal behavior of the devices observed by thermal mapping under these stress conditions is correlated with the electrical characteristics. (C) 2003 Elsevier Science Ltd. All rights reserved.
引用
收藏
页码：545 / 548
页数：4
相关论文
共 50 条
  • [21] Characteristics of Space Charge Behavior and Conduction Current in XLPE and Annealed Polyethylene under High DC Stress
    Kato, Tsuyoshi
    Onozawa, Ryo
    Miyake, Hiroaki
    Tanaka, Yasuhiro
    Takada, Tatsuo
    PROCEEDINGS OF 2014 INTERNATIONAL SYMPOSIUM ON ELECTRICAL INSULATING MATERIALS (ISEIM 2014), 2014, : 370 - 373
  • [22] Study on the Method for Measuring Stress on Rock Mass Excavation Surface under Extremely High Stress Conditions
    Ai, Kai
    Zhang, Xinhui
    Zhou, Chao
    GEOFLUIDS, 2022, 2022
  • [23] A molecular dynamics study of the stress–optical behavior of a linear short-chain polyethylene melt under shear
    Chunggi Baig
    Brian J. Edwards
    David J. Keffer
    Rheologica Acta, 2007, 46 : 1171 - 1186
  • [24] Experimental study of stress behavior under high temperature using new device by photoelasticity methods
    Sasakir, Syuutei
    Ezumie, Tsutomu
    Experimental Mechanics in Nano and Biotechnology, Pts 1 and 2, 2006, 326-328 : 717 - 722
  • [25] Study of Aging Characteristics for Cascode-GaN-Field Effect Transistor (FET) Device under High Electric Field Stress
    Jae-Chang K.
    Sang-Shin K.
    Transactions of the Korean Institute of Electrical Engineers, 2022, 71 (11): : 1624 - 1630
  • [26] Method for calculating embankment load induced vertical stress increments under reinforced concrete box culvert - a case study
    Chai, Jinchun
    Qiao, Yafei
    Ding, Wenqi
    Ni, Junfeng
    Hino, Takenori
    Kirekawa, Toshihiro
    TRANSPORTATION GEOTECHNICS, 2025, 51
  • [27] Reliability in Short-Channel p-Type Polycrystalline Silicon Thin-Film Transistor under High Gate and Drain Bias Stress
    Choi, Sung-Hwan
    Kim, Sun-Jae
    Mo, Yeon-Gon
    Kim, Hye-Dong
    Han, Min-Koo
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2010, 49 (03)
  • [28] Supporting mechanism and mechanical behavior of a double primary support method for tunnels in broken phyllite under high geo-stress: a case study
    Ziquan Chen
    Chuan He
    Guowen Xu
    Gaoyu Ma
    Wenbo Yang
    Bulletin of Engineering Geology and the Environment, 2019, 78 : 5253 - 5267
  • [29] Supporting mechanism and mechanical behavior of a double primary support method for tunnels in broken phyllite under high geo-stress: a case study
    Chen, Ziquan
    He, Chuan
    Xu, Guowen
    Ma, Gaoyu
    Yang, Wenbo
    BULLETIN OF ENGINEERING GEOLOGY AND THE ENVIRONMENT, 2019, 78 (07) : 5253 - 5267
  • [30] Asymmetrical heating behavior of doped Si channels in bulk silicon and in silicon-on-insulator under high current stress
    Dept. of Mat. Sci. and Engineering, UCLA, Los Angeles, CA 90095, United States
    不详
    不详
    J Appl Phys, 12 (6895-6901):
12345