A Review on SRAM Memory Design Using FinFET Technology

被引:1
|
作者
Lakshmi, T. Venkata [1 ]
Kamaraju, M. [2 ]
机构
[1] Gudlavalleru Engn Coll, Vijayawada, Andhra Pradesh, India
[2] Gudlavalleru Engn Coll, Dept Elect & Commun Engn, AS&A, Vijayawada, Andhra Pradesh, India
关键词
CMOS; FinFET; Short Channel Effect; SRAM; Static Noise Margin; LOW-POWER; DEVICES; SYSTEM; IMPACT; ENERGY; CELL;
D O I
10.4018/IJSDA.302665
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
An innovative technology named FinFET (fin field effect transistor) has been developed to offer better transistor circuit design and to compensate the necessity of superior storage system (SS). As gate loses control over the channel, CMOS devices face some major issues like increase in manufacturing cost, less reliability and yield, increase of ON current, short channel effects (SCEs), increase in leakage currents, etc. However, it is necessary for the memory to have less power dissipation, short access time, and low leakage current. The traditional design of SRAM (static RAM) using CMOS technology represents severe performance degradation due to its higher power dissipation and leakage current. Thus, a nano-scaled device named FinFET is introduced for designing SRAM since it has threedimensional design of the gate. FinFET has been used to improve the overall performance and has been chosen as a transistor of choice because it is not affected by SCEs. In this work, the researchers have reviewed various FinFET-based SRAM cells, performance metrics, and the comparison over different technologies.
引用
收藏
页数:21
相关论文
共 50 条
  • [1] FinFET SRAM Design
    Joshi, Rajiv
    Kim, Keunwoo
    Kanj, Rouwaida
    23RD INTERNATIONAL CONFERENCE ON VLSI DESIGN, 2010, : 440 - +
  • [2] Design of 8T SRAM using 14nm FINFET Technology
    Vemula, Panduranga
    Dhar, Rudra Sankar
    PRZEGLAD ELEKTROTECHNICZNY, 2022, 98 (10): : 40 - 43
  • [3] FinFET SRAM Design Challenges
    Burnett, David
    Parihar, Sanjay
    Ramamurthy, Hema
    Balasubramanian, Sriram
    2014 IEEE INTERNATIONAL CONFERENCE ON IC DESIGN & TECHNOLOGY (ICICDT), 2014,
  • [4] Low Power SRAM Design using Independent Gate FinFET at 30nm Technology
    Chodankar, Prathamesh
    Gangad, Ajit
    Suryavanshi, Indraneel
    2014 First International Conference on Computational Systems and Communications (ICCSC), 2014, : 52 - 56
  • [5] Ultra Low power Dissipation in 9T SRAM Design by Using FinFET Technology
    Sharma, Nidhi
    PROCEEDINGS OF 2016 INTERNATIONAL CONFERENCE ON ICT IN BUSINESS INDUSTRY & GOVERNMENT (ICTBIG), 2016,
  • [6] FinFET based SRAM Design: A Survey on Device, Circuit, and Technology Issues
    Bayoumi, Magdy
    Dutta, Anandi
    2014 21ST IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2014, : 387 - 390
  • [7] Design of SRAM Cell using FinFET for Low Power Applications
    Vajeer, Shruthi
    Vallab, Lavanya
    Yada, Pravalika
    Vallem, Sharmila
    2024 7TH INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS, ICDCS 2024, 2024, : 243 - 247
  • [8] Design of FinFET SRAM Cells using a Statistical Compact Model
    Lu, Darsen D.
    Lin, Chung-Hsun
    Yao, Shijing
    Xiong, Weize
    Bauer, Florian
    Cleavelin, Cloves R.
    Niknejad, Ali M.
    Hu, Chenming
    2009 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES, 2009, : 127 - +
  • [9] FinFET-based SRAM design
    Guo, Z
    Balasubramanian, S
    Zlatanovici, R
    King, TJ
    Nikolic, B
    ISLPED '05: PROCEEDINGS OF THE 2005 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2005, : 2 - 7
  • [10] Strained SOI FINFET SRAM Design
    Kerber, Pranita
    Kanj, Rouwaida
    Joshi, Rajiv V.
    IEEE ELECTRON DEVICE LETTERS, 2013, 34 (07) : 876 - 878