Gettering of copper in bonded silicon wafers.

被引:0
|
作者
Mulestagno, L
Iyer, S
Craven, RA
Fraundorf, P
机构
关键词
D O I
暂无
中图分类号
O646 [电化学、电解、磁化学];
学科分类号
081704 ;
摘要
Cross-sectional TEM was used to study the distribution and precipitation of copper in Bonded Silicon (BESOI) wafers intentionally contaminated with an aqueous copper solution. The wafers were contaminated with 10(17) atoms/cm(2), and annealed at 1000 degrees C far 5 minutes, followed by slow quenching to room temperature. Even though the contamination was done from the top-silicon side, defects were observed in tile bulk substrate, and no defects were formed in the top silicon layer, or in the oxide/oxide-silicon interfaces. Furthermore the defects were not concentrated close to the oxide interface, but where uniformly distributed in the bulk. SIMS analysis also did not show copper buildup at either interface We think that this is happening because the bulk offers by far the largest concentration of nucleation sites, and the top silicon layer and oxide-silicon interfaces are relatively speaking, Free of defects or other nucleation sites for the copper.
引用
收藏
页码:176 / 182
页数:7
相关论文
共 50 条
  • [21] MARKING SYSTEMS: WAFERS.
    O'Neill, Timothy G.
    Semiconductor International, 1980, 3 (07) : 81 - 88
  • [22] Gettering of copper by defects in silicon
    Li, Xiao-Qiang
    Yang, De-Ren
    Yu, Xue-Gong
    Wang, Lei
    Que, Duan-Lin
    Rengong Jingti Xuebao/Journal of Synthetic Crystals, 2010, 39 (SUPPL.): : 9 - 12
  • [23] MeV ION IMPLANTATION SYSTEMS FOR PRODUCTION PROCESSING OF SILICON WAFERS.
    Norton, G.A.
    Klody, G.M.
    IEEE Transactions on Nuclear Science, 1982, NS-30 (02) : 1701 - 1704
  • [24] Gettering in silicon-on-insulator wafers with polysilicon layer
    Savin, H.
    Yli-Koski, M.
    Haarahiltunen, A.
    Virkkala, V.
    Talvitie, H.
    Asghar, M. I.
    Sinkkonen, J.
    Hintsala, J.
    MATERIALS SCIENCE AND ENGINEERING B-ADVANCED FUNCTIONAL SOLID-STATE MATERIALS, 2009, 159-60 : 259 - 263
  • [25] THERMAL ANNEALING OF SILICON-WAFERS FOR INTRINSIC GETTERING
    DARAGONA, FS
    TSUI, RK
    LIAW, HM
    FEJES, PL
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1983, 130 (06) : C239 - C239
  • [26] DIRECT STEPPING ON WAFERS.
    Parrens, Pierre
    Tigreat, Paul
    Nuclear Instruments and Methods, 1980, : 181 - 198
  • [27] Gettering and poisoning of silicon wafers by phosphorus diffused layers
    Macdonald, D
    Cheung, A
    Cuevas, A
    PROCEEDINGS OF 3RD WORLD CONFERENCE ON PHOTOVOLTAIC ENERGY CONVERSION, VOLS A-C, 2003, : 1336 - 1339
  • [28] Gettering and poisoning of silicon wafers by phosphorus diffused layers
    Macdonald, D., World Conference on Photovoltaic Energy Conference,WCPEC (World Conference on Photovoltaic Energy Conference (WCPEC)):
  • [29] INTRINSIC GETTERING IN HEAVILY DOPED SILICON-WAFERS
    PEARCE, CW
    ROZGONYI, GA
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1982, 129 (08) : C324 - C325
  • [30] Comparison of nickel and iron gettering in Cz silicon wafers
    Kirscht, F
    Orschel, B
    Rouvimov, S
    Shabani, M
    GETTERING AND DEFECT ENGINEERING IN SEMICONDUCTOR TECHNOLOGY, 2002, 82-84 : 367 - 371