Nanotwinned Copper Hybrid Bonding and Wafer-On-Wafer Integration

被引:14
|
作者
Chiu, Wei-Lan [1 ]
Chou, Kai-Wei [1 ]
Chang, Hsiang-Hung [1 ]
机构
[1] Ind Technol Res Inst ITRI, Elect & Optoelect Syst Res Labs, Hsinchu, Taiwan
关键词
<111>-oriented Cu; nanotwinned Cu; Cu-to-Cu direct bonding; hybrid bonding; wafer-to-wafer bonding;
D O I
10.1109/ECTC32862.2020.00045
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The bonding temperature for Cu to Cu direct/hybrid bonding is usually higher than 300 degrees C. In this study, three types of 12" wafer were fabricated: nanotwinned Cu (nt-Cu) blanket, hybrid nt-Cu/SiO2 dish shape, and hybrid nt-Cu/SiO2 pad shape respectively. The <111>-preferred orientation ratio on nt-Cu surface was analyzed to 75.1% on dish-shaped and 99.0% on pad-shaped wafers. The resistivity of nt-Cu blanket on the wafer was 2 x 10(-8) Omega.m at room temperature which is close to pure Cu. We had constructed the equation to calculate the <111>-oriented surface proportion on polished dish-shaped wafer. To get the maximum of <111>-oriented nt-Ct surface, the bottom-up plating without tilted nt- Cu grains is the solution. The root mean squared roughness value (Rq) of nt-Cu blanket and hybrid nt-Cu/SiO2 were 0.56 and 1.47 nm before bonding, respectively. The near 90 % of achieved ratio of a good bonding interface without voids had finished on wafer-to-wafer bonding. In summary, the hybrid bonding is an extraordinary interconnection technology as well as benefits future trends in advanced package. Currently, the near 90% of <111>-oriented nt-Cu surface is achieved and nt-Cu-to-nt-Cu bonding is carried out at low temperature of 250 degrees C for 1 h.
引用
收藏
页码:210 / 215
页数:6
相关论文
共 50 条
  • [31] Wafer Bonding for CMOS Integration and Packaging
    Dragoi, V.
    Kurz, F.
    Wagenleitner, T.
    Floetgen, C.
    Mittendorfer, G.
    2012 13TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP 2012), 2012, : 166 - 170
  • [32] Wafer bonding for MEMS and CMOS integration
    Dragoi, V.
    Pabo, E.
    Burggraf, J.
    Mittendorfer, G.
    SMART SENSORS, ACTUATORS, AND MEMS V, 2011, 8066
  • [33] 3D process integration - Wafer-to-wafer and chip-to-wafer bonding
    Matthias, Thorsten
    Wimplinger, Markus
    Pargfrieder, Stefan
    Lindner, Paul
    ENABLING TECHNOLOGIES FOR 3-D INTEGRATION, 2007, 970 : 231 - +
  • [34] High Accuracy Aligned Wafer Bonding for Wafer-Level Integration
    Plach, T.
    Rebhan, B.
    Dragoi, V
    Wagenleitner, T.
    Wimplinger, M.
    Lindner, P.
    SEMICONDUCTOR WAFER BONDING: SCIENCE, TECHNOLOGY, AND APPLICATIONS 15, 2018, 86 (05): : 145 - 158
  • [35] International conference on wafer bonding for MEMS technologies and wafer level integration
    Roy Knechtel
    Microsystem Technologies, 2018, 24 : 771 - 771
  • [36] International conference on wafer bonding for MEMS technologies and wafer level integration
    Knechtel, Roy
    MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2018, 24 (01): : 771 - 771
  • [37] Low Temperature Hybrid Wafer Bonding for 3D Integration
    Damian, A. A.
    Poelma, R. H.
    van Zeijl, H. W.
    Zhang, G. Q.
    2013 14TH INTERNATIONAL CONFERENCE ON THERMAL, MECHANICAL AND MULTI-PHYSICS SIMULATION AND EXPERIMENTS IN MICROELECTRONICS AND MICROSYSTEMS (EUROSIME), 2013,
  • [38] Microstructure examination of copper wafer bonding
    Chen, KN
    Fan, A
    Reif, R
    JOURNAL OF ELECTRONIC MATERIALS, 2001, 30 (04) : 331 - 335
  • [39] Behavior of Bonding Strength on Wafer-to-Wafer Cu-Cu Hybrid Bonding
    Furuse, Shunsuke
    Fujii, Nobutoshi
    Kotoo, Kengo
    Ogawa, Naoki
    Saito, Suguru
    Yamada, Taichi
    Hirano, Takaaki
    Hagimoto, Yoshiya
    Iwamoto, Hayato
    IEEE 72ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2022), 2022, : 591 - 594
  • [40] Microstructure examination of copper wafer bonding
    Kuan-Neng Chen
    Andy Fan
    Rafael Reif
    Journal of Electronic Materials, 2001, 30 : 331 - 335