Dynamic Reconfigurable Computing Architecture for Aerospace Applications

被引:0
|
作者
LaMeres, Brock J. [1 ]
Gauer, Clint [1 ]
机构
[1] Montana State Univ, Dept Elect & Comp Engn, Bozeman, MT 59717 USA
关键词
D O I
暂无
中图分类号
V [航空、航天];
学科分类号
08 ; 0825 ;
摘要
This paper presents the design and prototyping of a computing architecture which dynamically reconfigures itself depending on the environment in which it resides. The system switches among three modes of operation (parallel processing, low power, and radiation tolerant) depending on an external radiation sensor and application input from the user. The system was prototyped on a Xilinx Virtex-5 FPGA to verify its feasibility when controlling a series of peripherals under the three modes of operation. This type of system is ideal for robust, real-time applications such as spacecraft control systems.(1 2)
引用
收藏
页码:2091 / 2096
页数:6
相关论文
共 50 条
  • [41] Reconfigurable computing: a promising microchip architecture for artificial intelligence
    Shaojun Wei
    Journal of Semiconductors, 2020, 41 (02) : 4 - 5
  • [42] A reconfigurable computing architecture for 5G communication
    Guo Yang
    Liu Zi-Jun
    Yang Lei
    Li Huan
    Wang Dong-lin
    JOURNAL OF CENTRAL SOUTH UNIVERSITY, 2019, 26 (12) : 3315 - 3327
  • [43] A Packet-Switched Network Architecture for Reconfigurable Computing
    Lloyd, Scott
    Snell, Quinn
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2009, 9 (01) : 7
  • [44] System architecture of an adaptive reconfigurable DSP computing engine
    Wu, AY
    Liu, KJR
    Raghupathy, A
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 1998, 8 (01) : 54 - 73
  • [45] Reconfigurable Optical Dragonfly Architecture for High Performance Computing
    Samadi, Payman
    Wen, Ke
    Xu, Junjie
    Shen, Yiwen
    Bergman, Keren
    2016 OPTICAL FIBER COMMUNICATIONS CONFERENCE AND EXHIBITION (OFC), 2016,
  • [46] Two-stage reconfigurable computing system architecture
    Deng, YX
    Hwang, CJ
    Lou, DC
    18th International Conference on Systems Engineering, Proceedings, 2005, : 389 - 394
  • [47] Reconfigurable computing: a promising microchip architecture for artificial intelligence
    Shaojun Wei
    Journal of Semiconductors, 2020, (02) : 4 - 5
  • [48] Coarse-Grained Reconfigurable Computing with the Versat Architecture
    Lopes, Joao D.
    Vestias, Mario P.
    Duarte, Rui Policarpo
    Neto, Horacio C.
    de Sousa, Jose T.
    ELECTRONICS, 2021, 10 (06) : 1 - 23
  • [49] Reconfigurable computing: a promising microchip architecture for artificial intelligence
    Wei, Shaojun
    JOURNAL OF SEMICONDUCTORS, 2020, 41 (02)
  • [50] Memory-Centric Communication Architecture for Reconfigurable Computing
    Chang, Kyungwook
    Choi, Kiyoung
    RECONFIGURABLE COMPUTING: ARCHITECTURES, TOOLS AND APPLICATIONS, 2010, 5992 : 400 - 405