共 50 条
- [31] A Flexible High Throughput Multi-ASIP Architecture for LDPC and Turbo Decoding 2011 DESIGN, AUTOMATION & TEST IN EUROPE (DATE), 2011, : 228 - 233
- [34] Efficient Decoding of QC-LDPC Codes Using GPUs ALGORITHMS AND ARCHITECTURES FOR PARALLEL PROCESSING, PT I: ICA3PP 2011, 2011, 7916 : 294 - 305
- [35] Average Min-Sum Decoding of LDPC Codes 2008 5TH INTERNATIONAL SYMPOSIUM ON TURBO CODES AND RELATED TOPICS, 2008, : 356 - +
- [36] On Low-Complexity Decoding of Product Codes for High-Throughput Fiber-Optic Systems PROCEEDINGS OF 2018 IEEE 10TH INTERNATIONAL SYMPOSIUM ON TURBO CODES & ITERATIVE INFORMATION PROCESSING (ISTC), 2018,
- [39] High-Throughput FPGA-based QC-LDPC Decoder Architecture 2015 IEEE 82ND VEHICULAR TECHNOLOGY CONFERENCE (VTC FALL), 2015,