Comments on "A systematic approach for design of digit-serial signal processing architectures"

被引：1
|
作者：
Saglam, BE [1 ]
Cosgül, G [1 ]
Dündar, G [1 ]
机构：
[1] Bogazici Univ, Dept Elect & Elect Engn, TR-80815 Istanbul, Turkey
来源：
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING | 2000年 / 47卷 / 04期
关键词：
D O I：
10.1109/82.839674
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：369 / 370
页数：2
相关论文
共 50 条
  • [21] Design and FPGA implementation of digit-serial modified booth multipliers
    Satyanarayana, JH
    Nowrouzian, B
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 1996, 6 (05) : 485 - 501
  • [22] Design and implementation of low-power digit-serial multipliers
    Chang, YN
    Satyanarayana, JH
    Parbi, KK
    INTERNATIONAL CONFERENCE ON COMPUTER DESIGN - VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1997, : 186 - 195
  • [23] Design methodology for subdigit pipelined digit-serial IIR filters
    Aggoun, A
    Ibrahim, MK
    Ashur, A
    SIGNAL PROCESSING, 1998, 68 (01) : 73 - 86
  • [24] New digit-serial architectures for stack filters (vol 61, pg 181, 1997)
    Astola, J
    Akopian, D
    Vainio, O
    Agaian, S
    SIGNAL PROCESSING, 1998, 64 (02) : 221 - 222
  • [25] Energy Reduction of Ultra-Low Voltage VLSI Circuits by Digit-Serial Architectures
    Khan, Muhammad Umar Karim
    Kyung, Chong Min
    2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2013, : 3012 - 3017
  • [26] Design of fast digit-serial adders using SFQ logic circuits
    Park, Heejoung
    Yamanashi, Yuki
    Yoshikawa, Nobuyuki
    Tanaka, Masamitsu
    Fujimaki, Akira
    IEICE ELECTRONICS EXPRESS, 2009, 6 (19): : 1408 - 1413
  • [27] Design space exploration of division over GF(2m) on FPGA:: A digit-serial approach
    Chelton, William
    Benaissa, Mohammed
    2006 13TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2006, : 172 - 175
  • [28] Digit-serial multiplier design using skew-tolerant domino circuits
    Kim, S
    Sobelman, GE
    14TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2001, : 356 - 360
  • [29] A novel approach to the design and implementation of very high-speed digit-serial modified-Booth multipliers
    Rao, VM
    Nowrouzian, B
    PROCEEDINGS OF THE 39TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 1996, : 61 - 64
  • [30] DESIGN ISSUES IN DIGIT SERIAL SIGNAL PROCESSORS
    IRWIN, MJ
    OWENS, RM
    1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 1989, : 441 - 444
12345