Impact of Oxide Liner Properties on TSV Cu Pumping and TSV Stress

被引:0
|
作者
De Messemaeker, J. [1 ]
Pedreira, O. Varela [1 ]
Moussa, A. [1 ]
Nabiollahi, N. [2 ]
Vanstreels, K. [1 ]
Van Huylenbroeck, S. [1 ]
Philipsen, H. [1 ]
Verdonck, P. [1 ]
Vandeyelde, B. [1 ]
De Wolf, I. [2 ]
Beyne, E. [1 ]
Croes, K. [1 ]
机构
[1] IMEC, Kapeldreef 75, B-3001 Leuven, Belgium
[2] KULeuven, Dept Met & Mat Engn, B-3001 Leuven, Belgium
关键词
Through-silicon via; TSV; oxide liner; Cu pumping; TSV stress; low-k dielectric liner; liner densification; FILMS;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We investigated the impact of oxide liner elastic modulus and thickness on through-silicon via (TSV) Cu pumping and stress. A low-k dielectric liner showed a decrease in residual Cu pumping and TSV stress compared to O-3-TEOS SiO2 and ALD SiO2 liners. For TSVs with a post-plating anneal, residual Cu pumping decreases from (102 +/- 7) nm to (11 +/- 1) nm (99.9th percentile) when the O3-TEOS SiO2 liner thickness increases from 50 to 630 nm, while the TSV stress increases from 220 to 610 MPa. The latter is attributed to permanent liner densification under compressive thermal stress at high temperature. This liner densification generates a significant part of the room temperature TSV stress. For our O-3-TEOS SiO2 liner system, this was estimated to be 50 % of the total stress for a liner of 100 nm, and 90 % for a liner of 200 nm.
引用
收藏
页数:10
相关论文
共 50 条
  • [41] Motional Resistance Issue of TSV-Based Resonator Device and Its Improvement With a Concave Cu TSV Structural Design
    Shih, Jian-Yu
    Chen, Yen-Chi
    Chiu, Chih-Hung
    Chen, Kuan-Neng
    IEEE ELECTRON DEVICE LETTERS, 2014, 35 (08) : 865 - 867
  • [42] Cu-Cu Thermo-compression Bonding for TSV Integration
    Kim, B.
    Matthias, T.
    Burgstaller, D.
    Zhu, S.
    Kettner, P.
    Jang, E. J.
    Kim, J. W.
    Park, Y. B.
    CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2010 (CSTIC 2010), 2010, 27 (01): : 813 - 818
  • [43] Impact of 3D Stacking on the TSV-induced Stress and the CMOS Characteristics
    Dote, Aki
    Tashiro, Hiroko
    Kitada, Hideki
    Tadaki, Shinji
    Miyahara, Shoichi
    Sakuyama, Seiki
    2017 IEEE 19TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2017,
  • [44] Analysis of Thermal Stress Distribution for TSV with Novel Structure
    Feng, Wei
    Watanabe, Naoya
    Shimamoto, Haruo
    Kikuchi, Katsuya
    Aoyagi, Masahiro
    2014 INTERNATIONAL 3D SYSTEMS INTEGRATION CONFERENCE (3DIC), 2014,
  • [45] An Effective Method of Reducing TSV Thermal Stress by STI
    Wang, Fengjuan
    Qu, Xiaoqing
    Yu, Ningmei
    2019 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2019,
  • [46] TSV Reliability Model under Various Stress Tests
    Lwo, Ben-Je
    Lin, Frank M-S
    Huang, Kuo-Hsin
    2014 IEEE 64TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2014, : 620 - 624
  • [47] Investigation on the defect induced thermal mechanical stress for TSV
    Li, Fei
    Xiao, Chengdi
    He, Hu
    Li, Junhui
    Zhu, Wenhui
    2016 17TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2016, : 713 - 715
  • [48] Stress Analysis of Si Lattice near TSV Structures
    Chui, K.
    Chen, Zhaohui
    Wong, G. H.
    Ding, Liang
    Yu, Mingbin
    Zhang, Xiaowu
    Lo, Patrick
    PROCEEDINGS OF THE 2013 IEEE 15TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2013), 2013, : 785 - 788
  • [49] TSV Stress-Aware Performance and Reliability Analysis
    Ali, Muhammad
    Ahmed, Mohammad A.
    Chrzanowska-Jeske, Malgorzata
    2012 19TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2012, : 737 - 740
  • [50] Effects of Stress in Polysilicon VIA - First TSV Technology
    Pares, G.
    Bresson, N.
    Moreau, S.
    Lapras, V.
    Henry, D.
    Sillon, N.
    2010 12TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2010, : 333 - 337