OpenNVM: An Open-Sourced FPGA-based NVM Controller for Low Level Memory Characterization

被引:0
|
作者
Zhang, Jie [1 ]
Park, Gieseo [2 ]
Shihab, Mustafa M. [2 ]
Donofrio, David [3 ]
Shalf, John [3 ]
Jung, Myoungsoo [1 ]
机构
[1] Yonsei Univ, Sch Integrated Technol, Seoul 120749, South Korea
[2] Univ Texas Dallas, Dept EE, Richardson, TX 75083 USA
[3] Lawrence Berkeley Natl Lab, Comp Architecture Lab, Berkeley, CA USA
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Accurate characterization of real device samples is essential for understanding the true potential of the emerging non-volatile memories (NVMs) and identifying their optimal placement in the memory hierarchy. Even though, NVM devices are now available from different manufacturers, lack of an appropriate NVM controller and evaluation platform in the public domain is the main challenge in extracting empirical data from these real devices. In this paper, we present Open-NVM, an open-sourced, highly configurable FPGA based evaluation/characterization platform for various NVM technologies. Through our OpenNVM, this work reveals important low-level NVM characteristics, including i) static and dynamic latency disparity, ii) error rate variation, iii) power consumption behavior, vi) interrelationship between frequency and NVM operational current. In addition, we also examine state-of-the-art write-once-memory (WOM) codes on a real NVM device and study diverse system-level performance impacts based on our findings. All FPGA source code and detailed information of our hardware design is ready to be open-sourced and downloaded for free.
引用
收藏
页码:666 / 673
页数:8
相关论文
共 26 条
  • [1] Programmable FPGA-based Memory Controller
    Wijeratne, Sasindu
    Pattnaik, Sanket
    Chen, Zhiyu
    Kannan, Rajgopal
    Prasanna, Viktor
    2021 IEEE SYMPOSIUM ON HIGH-PERFORMANCE INTERCONNECTS (HOTI 2021), 2021, : 43 - 51
  • [2] An FPGA-Based Open Architecture Industrial Robot Controller
    Martinez-Prado, Miguel-Angel
    Rodriguez-Resendiz, Juvenal
    Gomez-Leonzo, Roberto-Augusto
    Herrera-Ruiz, Gilberto
    Franco-Gasca, Luis-Alfonso
    IEEE ACCESS, 2018, 6 : 13407 - 13417
  • [3] An FPGA-based Optimized Memory Controller for Accessing Multiple Memories
    Jadhav, Shrikant S.
    Gloster, Clay
    Naher, Jannatun
    Doss, Christopher
    Kim, Youngsoo
    2020 11TH IEEE ANNUAL UBIQUITOUS COMPUTING, ELECTRONICS & MOBILE COMMUNICATION CONFERENCE (UEMCON), 2020, : 635 - 642
  • [4] A Low-Cost, Open-Sourced Platform for High-Fidelity Characterization of Large WPT Coils
    Moore, Gregory E.
    Khan, Usman M.
    Yang, Timmy
    Yan, Kedi
    Nguyen, Tri
    Kuang, Shi Ming
    Whyte, Chase
    Ranganathan, Vaishnavi
    Smith, Joshua R.
    2021 IEEE WIRELESS POWER TRANSFER CONFERENCE (WPTC), 2021,
  • [5] A NAND Flash Endurance Prediction Scheme with FPGA-based Memory Controller System
    Chen, Zhuo
    Pan, Yuqian
    Gong, Mingyang
    Zhang, Haichun
    Zhang, Mingyu
    Liu, Zhenglin
    32ND IEEE INTERNATIONAL SYSTEM ON CHIP CONFERENCE (IEEE SOCC 2019), 2019, : 68 - 73
  • [6] FPGA-based low-level CAN protocol testing
    Mostafa, M.
    Shalan, M.
    Hammad, S.
    6TH INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2006, : 185 - +
  • [7] A low-cost, FPGA-based servo controller with lock-in amplifier
    Yang, G.
    Barry, J. F.
    Shuman, E. S.
    Steinecker, M. H.
    DeMille, D.
    JOURNAL OF INSTRUMENTATION, 2012, 7
  • [8] Design and Characterization of a Low-Cost FPGA-Based TDC
    Tontini, Alessandro
    Gasparini, Leonardo
    Pancheri, Lucio
    Passerone, Roberto
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2018, 65 (02) : 680 - 690
  • [9] The characterization and application of a low resource FPGA-based time to digital converter
    Balla, Alessandro
    Beretta, Matteo Mario
    Ciambrone, Paolo
    Gatta, Maurizio
    Gonnella, Francesco
    Iafolla, Lorenzo
    Mascolo, Matteo
    Messi, Roberto
    Moricciani, Dario
    Riondino, Domenico
    NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 2014, 739 : 75 - 82
  • [10] Speedy FPGA-Based Packet Classifiers with Low On-Chip Memory Requirements
    Chou, Chih-Hsun
    Pong, Fong
    Tzeng, Nian-Feng
    FPGA 12: PROCEEDINGS OF THE 2012 ACM-SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, 2012, : 11 - 20